Sign In
Forgot Password?
Sign In | | Create Account

Accelerating RTL Reuse

Details

Overview

To meet the schedules and demands for complex ASIC and FPGA design projects, reusing HDL code as building blocks for new and next generation designs has become a common practice. Before committing pre-existing HDL blocks for reuse however, a design team often goes through a process to determine the code quality and builds an understanding of how the code will be incorporated into the new project.

What You Will Learn

  • This session will offer guidelines for code reuse and how to apply some practical approaches to accelerate the effort.

Who Should View

  • Engineers
  • Engineering Managers

Related Resources

Multimedia

Embedding HDL Design Expertise to Improve First Pass Success Rate

Watch this presentation to learn how to analyze and develop higher quality HDL code using HDL Designer. The session introduces a number of concepts such as design checking, analysis, code reviews and visualization...…View On-demand Web Seminar

Automated Design Checking to Ensure Consistent RTL Quality

Design teams often have specific coding guidelines to ensure a level of consistency that needs to be enforced because RTL coding style and quality can vary greatly amongst engineers and can become both...…View On-demand Web Seminar

Injecting Automation into Verification – Code Coverage

This webinar provides an introduction to the use of code coverage in today’s HDL design and verification flows.…View On-demand Web Seminar

Other Related Resources

Understanding electronic IP: common issues and how to find them

White Paper: Using IP blocks in designs requiring DO-254 compliance is becoming more popular as a way to reduce costs and schedules. However, the use of IP comes with its own problems and pitfalls. A good methodology...…View White Paper

IP Reuse for FPGA Design

White Paper:  Reusing internal designs and incorporating commercial IP can help you quickly complete designs. However, some of this efficiency is lost if you are spending your design time unraveling this IP in...…View White Paper

When Spreadsheets Aren’t Enough

White Paper: Engineers writing embedded software for 32-bit microcontrollers at the STMicroelectronics campus in Agrate Brianza, Italy used Mentor Graphics' requirements tracing tool, ReqTracer, on a recent project....…View White Paper

 
Online Chat