Embedding HDL Design Expertise to Improve First Pass Success Rate
On-demand Web Seminar
Abstract
Watch this presentation to learn how to analyze and develop higher quality HDL code using HDL Designer. The session introduces a number of concepts such as design checking, analysis, code reviews and visualization to yield a better development process and reduce risk.
Duration: 31:33
Details
Overview
Watch this presentation to learn how to analyze and develop higher quality HDL code using HDL Designer. The session introduces a number of concepts such as design checking, analysis, code reviews and visualization to yield a better development process and reduce risk.
What You Will Learn
- How to use design checking on HDL code to:
- Identify coding issues earlier in development prior to simulation and synthesis
- Confirm compliance to coding guidelines
- Embed expert knowledge into coding guidelines
- Speed-up analysis of IP and code reviews
- What types of checks are available
- Concepts like code reviews, design reviews, improved project documentation and use of assertions
- How to use HDL Designer tool to improve design checking and analysis
About the Presenter
Ian Traynor
Ian Traynor, Technical Marketing Engineer with DCS Division. Ian has 15+ years of EDA experience in various roles from application engineering, marketing and sales. He has spent 5+ years with Mentor Graphics: driving marketing and business development for HDL Designer, Certe TestBench Studio, ReqTracer and Vista product lines.
Who Should View
- Designers
- Design Managers
- Project Managers
Related Resources
Multimedia
Automated Design Checking to Ensure Consistent RTL Quality
Design teams often have specific coding guidelines to ensure a level of consistency that needs to be enforced because RTL coding style and quality can vary greatly amongst engineers and can become both...…View On-demand Web Seminar
Accelerating RTL Reuse
This session will offer guidelines for code reuse and how to apply some practical approaches to accelerate the effort.…View On-demand Web Seminar
Safety-critical Applications and xtUML
Interest in adopting modeling practices is very high in domains requiring safety-critical design practices. In this presentation, the capabilities of BridgePoint and ReqTracer, two products from Mentor...…View On-demand Web Seminar
Other Related Resources
Understanding electronic IP: common issues and how to find them
White Paper: Using IP blocks in designs requiring DO-254 compliance is becoming more popular as a way to reduce costs and schedules. However, the use of IP comes with its own problems and pitfalls. A good methodology...…View White Paper
IP Reuse for FPGA Design
White Paper: Reusing internal designs and incorporating commercial IP can help you quickly complete designs. However, some of this efficiency is lost if you are spending your design time unraveling this IP in...…View White Paper
First time’s a charm for FPGA verification at Lockheed Martin Space Systems Company
Success Story: Lockheed Martin uses SystemVerilog, OVM and Mentor Graphics tools for first-pass FPGA verification success…View Success Story