Explore the True Potential of Your FPGA Design
On-demand Web Seminar
FPGA designs are growing larger and more complex. What was once a push-button operation to obtain high-quality results from FPGA synthesis and Place & Route tools now requires expert knowledge. Finding the exact combination of settings and options to use on each design can prove time consuming, with endless runs of trial and error, yet choosing the wrong settings can cause dramatic effects on your design.
What about multiple mathematical operators, memory elements, or DSP components? Each of these design elements can also be implemented differently, affecting design performance and utilization.
With a commitment to continually improve design results for each new FPGA design, Mentor Graphics’ Precision® Synthesis now includes technology to help designers find the optimal implementation strategies.
In this seminar, you’ll discover how to leverage FPGA Precision Synthesis technology to find the true potential of your design.
What You Will Learn
- Current obstacles to achieving best results for FPGA Design
- Mentor’s new technology for design exploration that will improve performance and utilization
About the Presenters
Roger Do is Synthesis Product Specialist at Mentor Graphics. He has over 16 years of FPGA experience, including previous roles in corporate and field applications and product marketing with Texas Instruments, Lucent Technologies, and Lattice Semiconductor. Roger holds a B.S. in Electrical Engineering from Texas A&M University.
Rakesh Jain is a Product Manager at Mentor Graphics. He has over 15 years of ASIC & FPGA experience, including previous roles in product & technical marketing, business development, corporate applications and hardware design with Apple, Altera, Synopsys and Chameleon Systems. Rakesh holds an M.S. in Electrical Engineering from Stanford University.
Who Should View
- FPGA designers
- Design engineers
- Engineering managers
This video provides an overview of Mentor Graphic's ModelSim software. You will learn the essential skills needed to create a simulation environment and what tools are available to quickly debug the...…View On-demand Web Seminar
This webinar provides an introduction to the use of code coverage in today’s HDL design and verification flows.…View On-demand Web Seminar
Other Related Resources
White Paper: Using IP blocks in designs requiring DO-254 compliance is becoming more popular as a way to reduce costs and schedules. However, the use of IP comes with its own problems and pitfalls. A good methodology...…View White Paper
Success Story: Aerospace manufacturer quickly achieves DO-254 compliance while improving verification quality and efficiency.…View Success Story
White Paper: This white paper introduces and advocates tools that allow designers to create vendor-independent FPGA configurations that can change as new technologies and customer demands emerge. Third-party IP...…View White Paper