Formal Verification of Advanced FPGA Synthesis Optimizations
On-demand Web Seminar
This webinar will introduce a new FPGA synthesis integrated design flow for logic equivalency checking formal verification.
Formal verification is a complimentary method of design verification to traditional RTL and gate-level functional verification. Formal verification has been used widely in ASIC design, but FPGA logic structures pose a more complicated problem. New design flow integrations between synthesis and formal verification tools can now support advanced FPGA synthesis optimizations and design assurance methods such as fault tolerant FSM encoding and TMR insertion.
Who Should View
- Design Managers
- Program Managers
In this seminar, you’ll discover how to leverage FPGA Precision Synthesis technology to find the true potential of your design.…View On-demand Web Seminar
By using advanced I/O optimization techniques and pin-aware FPGA physical synthesis, FPGA and board designers can meet design constraints in parallel and avoid unnecessary iterations. View this demonstration...…View Product Demo
Other Related Resources
White Paper: DO-254 compliance is becoming increasingly common on commercial and military aviation projects. Companies often struggle with the requirements and costs of DO-254 compliance. Engineers can use Model-Based...…View White Paper
Training Course: The Precision Synthesis: FPGA Design course will help you understand how to use Precision Synthesis to synthesize your design from HDL RTL to technology specific gate-level netlist. …View Training course