Formal Verification of Advanced FPGA Synthesis Optimizations
On-demand Web Seminar
This webinar will introduce a new FPGA synthesis integrated design flow for logic equivalency checking formal verification.
Formal verification is a complimentary method of design verification to traditional RTL and gate-level functional verification. Formal verification has been used widely in ASIC design, but FPGA logic structures pose a more complicated problem. New design flow integrations between synthesis and formal verification tools can now support advanced FPGA synthesis optimizations and design assurance methods such as fault tolerant FSM encoding and TMR insertion.
Who Should View
- Design Managers
- Program Managers
Get Your FPGA Design out of the Lab Faster
We look forward to seeing you at this September webinar as we introduce new validation methods to help you instrument your FPGA design so that problems are easier to find as they happen.…
Explore the True Potential of Your FPGA Design
In this seminar, you’ll discover how to leverage FPGA Precision Synthesis technology to find the true potential of your design.…
Other Related Resources
Enabling Model-Based Design for DO-254 Compliance with MathWorks and Mentor Graphics Tools
White Paper: DO-254 compliance is becoming increasingly common on commercial and military aviation projects. Companies often struggle with the requirements and costs of DO-254 compliance. Engineers can use Model-Based...…
Precision Synthesis: FPGA Design
Training Course: The Precision Synthesis: FPGA Design course will help you understand how to use Precision Synthesis to synthesize your design from HDL RTL to technology specific gate-level netlist. …