Formal Verification of Advanced FPGA Synthesis Optimizations
On-demand Web Seminar
This webinar will introduce a new FPGA synthesis integrated design flow for logic equivalency checking formal verification.
Formal verification is a complimentary method of design verification to traditional RTL and gate-level functional verification. Formal verification has been used widely in ASIC design, but FPGA logic structures pose a more complicated problem. New design flow integrations between synthesis and formal verification tools can now support advanced FPGA synthesis optimizations and design assurance methods such as fault tolerant FSM encoding and TMR insertion.
Who Should View
- Design Managers
- Program Managers
On-Demand Web Seminar Series
FPGA - PRECISION RTL PLUS
When designing for programmable logic in Mil-Aero and safety-critical applications, hardware engineers must make special considerations for the safety and operability of the overall system. This series introduces new design assurance tools and features that give FPGA designers the control to adequately guard against design faults, preserve design functionality, and track design requirements through the synthesis and place & route flow.
In this seminar, you’ll discover how to leverage FPGA Precision Synthesis technology to find the true potential of your design.…View On-demand Web Seminar
Precision RTL Plus + LeonardoSpectrum provides a safe transition to state of the art synthesis Precision RTL Plus while preserving backward compatibility for legacy projects.…View Technology Overview
Methodologies, tools, and flows for processes such as design synthesis for FPGAs must take DO-254 or design assurance requirements into consideration if the end products are slated for safety-critical applications....…View On-demand Web Seminar
Other Related Resources
White Paper: DO-254 compliance is becoming increasingly common on commercial and military aviation projects. Companies often struggle with the requirements and costs of DO-254 compliance. Engineers can use Model-Based...…View White Paper
Training Course: The Precision Synthesis: FPGA Design course will help you understand how to use Precision Synthesis to synthesize your design from HDL RTL to technology specific gate-level netlist. …View Training course