Effectively Managing Embedded FPGA Resources

Details

Overview

For FPGA design, the smart use of embedded memory and DSP resources has become critical in achieving design closure. This session will look at a graphically-based, comprehensive resource allocation system, integrated within the FPGA synthesis flow, which helps easily identify and control the implementation of architectural blocks to improve performance and area.

Who Should View

  • Engineering managers
  • Project/team managers
  • Engineers and designers

Related Resources

Multimedia

Introducing Precision RTL Plus + LeonardoSpectrum

Precision RTL Plus + LeonardoSpectrum provides a safe transition to state of the art synthesis Precision RTL Plus while preserving backward compatibility for legacy projects.…View Technology Overview

How to Verify Rad-Tolerant Mitigation Circuitry

Once you’ve implemented rad-tolerant circuitry into your FPGA design, how do you verify that functionality is preserved? And how do you verify that the mitigation scheme actually works? Attend this...…View On-demand Web Seminar

Complementing Rad-Tolerant FPGAs with Synthesis-Based Mitigation

One of the most common approaches to radiation effects mitigation in FPGA design is simply opting for rad-tolerant silicon. However certain operating environments may entail further protection from single...…View On-demand Web Seminar

Other Related Resources

FPGA Synthesis for High Assurance Design (Including DO-254).

White Paper: Updated for 2011, this paper provides background information and also goes into detail on FPGA synthesis challenges and solutions in high assurance design, including DO-254 environments.…View White Paper

Precision Hi-Rel Evaluation

Software Evaluation:  Precision® Hi-Rel, provides new synthesis-based radiation effects mitigation for aerospace and high reliability applications.…View Software Evaluation

Rad-Tolerant FPGA Design: An Easier Way

White Paper: FPGA development teams use a variety of techniques to deal with radiation, such as rad-tolerant silicon, device- or board-level triplication, or HDL-level mitigation. While these are all viable, each...…View White Paper