Injecting Automation into Verification - Assertions
On-demand Web Seminar
What we will show in this webinar is how we can leverage Assertions, including the pre-defined, pre-tested OVL libraries, to automate the verification process further. What we will also show is the way in which the Assertion Manager will create pre-configured checkers as well as how to debug the results of an assertion failing. As the monitoring of the Assertions is done fully automatically by the simulator this further reduces the load of the engineer during verification and regression.
What You Will Learn
- How to leverage assertions (including the pre-defined, pre-tested OVL libraries)
- How to debug the results of an assertion failing
- How they can be implemented within your verification environment
About the Presenter
Joe Rodriguez is a FPGA Market Development for Design Verification Technology (DVT) division at Mentor Graphics. Prior to this role Joe spent 2 years as Technical Marketing Manager for the Emulation Division (MED) at Mentor Graphics. Joe was also the Technical Marketing Manager in DVT at Mentor Graphics for 12 years. A result of this Joe has been involved in the definition and creation of many aspects of the Mentor Graphics verification solutions. Solutions like power aware simulation, debug and performance flows, including US patents for simulation event reduction.
Prior to Mentor Graphics, Joe spent 5 years as a field application engineer for Quickturn Design Systems successfully deploying many large FGPA based emulation projects. Joe also spent 6 years at Logic Automation as a Modeling Engineer and Support Manager. Joe has 7 years experience as a diagnostic engineer at Floating Point System and holds a Bachelor of Science in electrical engineering.
Who Should View
- Design Engineers
- Verification Engineers
- Quality Engineers
This video provides an overview of Mentor Graphic's ModelSim software. You will learn the essential skills needed to create a simulation environment and what tools are available to quickly debug the...…
Get Your FPGA Design out of the Lab Faster
We look forward to seeing you at this September webinar as we introduce new validation methods to help you instrument your FPGA design so that problems are easier to find as they happen.…
Other Related Resources
What’s The Difference Between FPGA And Custom Silicon Emulators?
White Paper: Article in Electronic Design reprinted from April 2014 by renowned Verification Consultant, Dr. Lauro Rizzatti. The fundamental difference between commercial FPGA-based emulators and emulators based on...…
Hardware Emulation: A Weapon of Mass Verification
White Paper: Article in Electronic Design reprinted from October 2014 by renowned Verification Consultant, Dr. Lauro Rizzatti. The average design size today hits or exceeds 50 million application-specific integrated-circuit...…
FPGA Verification with Assertions: Why Bother? A Painless and Easy Step-by-Step Approach to Adopting Assertions
White Paper: This paper provides a practical, easy, step-by- step set of instructions on how to add assertions to your RTL design. By following the simple guidelines provided in this paper you will benefit by cutting...…