Sign In
Forgot Password?
Sign In | | Create Account

ReqTracer + HDL Designer for Mil/Aero Applications

Details

Overview

This webinar will present advanced chip design methods and practices that are now essential for any mil/aero FPGA or ASIC design project.

The design regulations for FPGAs and ASICs in commercial aircraft are some of the strictest to adhere to and for good reason – failure of electronics in commercial aircraft can have catastrophic results!

While the commercial air industry has mandated the DO-254 hardware design standard, other military aerospace companies are adopting design processes similar to DO-254, some even having their own auditors. By taking a design approach that is requirements driven and well integrated for FPGA and ASIC design creation through device implementation, an excellent design process can be followed that will enable meeting the compliance needs of DO-254 and other such regulations, while also improving the project’s efficiency, productivity, predictability and final chip quality.

What You Will Learn

  • How a requirements driven design approach improves the quality, efficiency, and predictability of your chip design projects
  • That designing to requirements will ensure functional assurance and verification closure
  • That a structured and repeatable design process is good design practice and facilitates regulatory mandates compliance
  • Techniques that enhance design reuse and deliver easy documentation

About the Presenter

Presenter Image Valerie Rachko

Marketing Director, Design Creation

Valerie Rachko is the director of HDL & ESL design creation marketing at Mentor Graphics Corporation in Wilsonville, Oregon. Rachko has been marketing HDL design products for Mentor Graphics since 1990, ranging from creation, analysis, reuse, checking, verification, synthesis, and design management, with recent expansion into OVM and ESL. She holds Bachelor of Science and Master of Science degrees in electrical engineering from Fairleigh Dickinson University, USA, graduating in both with summa cum laude honors. She also is magma cum laude Master of Business Administration in marketing graduate from Seton Hall University, USA. Prior to joining Mentor Graphics, she was an ASIC designer for over five years.

Who Should View

  • FPGA/ASIC Project Leads
  • FPGA/ASIC Designer Engineers
  • Engineering Managers
  • Documentation/Information Developers

Related Resources

Multimedia

Other Related Resources

 
Online Chat