Being able to disable a clock benefits a design by lowering the dynamic power consumption significantly. QuickLogic?s dynamic clock disable feature can be easily integrated into new or existing designs by adding an enable signal to incoming clocks. Transitions from clock enable to disable, and back, are done safely and without glitches. When used with an efficient power management scheme, devices consume the lowest power possible and keep applications running significantly longer than before.