Implementing SystemVerilog for FPGA Design
White Paper
ABSTRACT
SystemVerilog has experienced broad adoption in verification, but not until recently did it receive much attention for its design constructs. The common explanation for this is that verification is the primary bottleneck in the design schedule; hence verification enhancements should logically be of the greatest interest. Recent studies show, however, that RTL implementation consumes nearly half of the design cycle, meaning that coding methodologies are far from perfect. SystemVerilog design constructs are intended to address the inefficiencies of conventional RTL design. This paper focuses on the set of language's constructs that raise the level of design abstraction to make RTL coding more intuitive, readable, and maintainable.
Related Resources
Explore the True Potential of Your FPGA Design
On-demand Web Seminar 19:27Explore the True Potential of Your FPGA Design
In this seminar, you’ll discover how to leverage FPGA Precision Synthesis technology to find the true potential of your design.
Introducing Precision RTL Plus + LeonardoSpectrum
Technology Overview 01:01Introducing Precision RTL Plus + LeonardoSpectrum
Precision RTL Plus + LeonardoSpectrum provides a safe transition to state of the art synthesis Precision RTL Plus while preserving backward compatibility for legacy projects.
FPGA Synthesis for High Assurance Design (Including...
White PaperFPGA Synthesis for High Assurance Design (Including DO-254).
Updated for 2011, this paper provides background information and also goes into detail on FPGA synthesis challenges and solutions in high assurance design, including DO-254 environments.