Improving FPGA Prototyping with SystemVerilog
White Paper
ABSTRACT
As ASIC designs have grown larger at a much faster pace than FPGA devices, often multiple FPGA devices must be used to prototype a single ASIC. The obstacle of using multiple devices is the task of connecting all of the logical blocks of the ASIC design across multiple FPGA devices. However, methods for logically connecting the design blocks have proven to be manually intensive and error prone. With the introduction of SystemVerilog, an evolutionary RTL language, and advanced mixed language synthesis tools such as Mentor Graphics' Precision Synthesis, the procedure for connection has been simplified.
Related Resources
Explore the True Potential of Your FPGA Design
On-demand Web Seminar 19:27Explore the True Potential of Your FPGA Design
In this seminar, you’ll discover how to leverage FPGA Precision Synthesis technology to find the true potential of your design.
Introducing Precision RTL Plus + LeonardoSpectrum
Technology Overview 01:01Introducing Precision RTL Plus + LeonardoSpectrum
Precision RTL Plus + LeonardoSpectrum provides a safe transition to state of the art synthesis Precision RTL Plus while preserving backward compatibility for legacy projects.
FPGA Synthesis for High Assurance Design (Including...
White PaperFPGA Synthesis for High Assurance Design (Including DO-254).
Updated for 2011, this paper provides background information and also goes into detail on FPGA synthesis challenges and solutions in high assurance design, including DO-254 environments.