Raising the RTL Abstraction Level and Design Conciseness with SystemVerilog
White Paper
ABSTRACT
With the advent of advanced HDLs that provide new and powerful language constructs, such as SystemVerilog, hardware modeling styles can now be enhanced both in terms of abstraction levels and overall efficiency. Developing concise, accurate designs entails learning how SystemVerilog features can be effectively used to design efficient and synthesizable models for both ASICs and FPGAs.
This paper will focus on the impact of new extensions and constructs in SystemVerilog on hardware designs and describe the usefulness and compatibility of these constructs vis-à-vis pure Verilog constructs
Related Resources
Explore the True Potential of Your FPGA Design
On-demand Web Seminar 19:27Explore the True Potential of Your FPGA Design
In this seminar, you’ll discover how to leverage FPGA Precision Synthesis technology to find the true potential of your design.
Introducing Precision RTL Plus + LeonardoSpectrum
Technology Overview 01:01Introducing Precision RTL Plus + LeonardoSpectrum
Precision RTL Plus + LeonardoSpectrum provides a safe transition to state of the art synthesis Precision RTL Plus while preserving backward compatibility for legacy projects.
FPGA Design Assurance for DO-254 and Safety-Critical...
On-demand Web Seminar 33:00FPGA Design Assurance for DO-254 and Safety-Critical Applications
Methodologies, tools, and flows for processes such as design synthesis for FPGAs must take DO-254 or design assurance requirements into consideration if the end products are slated for safety-critical applications....
TAGS: DO-254