Real Incremental Design for FPGAs
White Paper
ABSTRACT
The flexibility offered by field-programmable gate arrays (FPGAs) has made design iterations an integral part of the design process. Traditionally, engineers quickly wrote hardware description language (HDL) for their design, ran synthesis and place-and-route, programmed the FPGA, and verified the design functionality directly in hardware. If a performance issue or a functional bug was discovered, appropriate modifications were made to the HDL, followed by a time-consuming resynthesis and re-place-and-route to obtain a new FPGA bitstream and re-testing in hardware. The resulting long runtimes make this traditional approach impractical. This article will explore an inremental design approach that provides run-time savings and preserves quality-of-results.
Related Resources
Explore the True Potential of Your FPGA Design
On-demand Web Seminar 19:27Explore the True Potential of Your FPGA Design
In this seminar, you’ll discover how to leverage FPGA Precision Synthesis technology to find the true potential of your design.
Introducing Precision RTL Plus + LeonardoSpectrum
Technology Overview 01:01Introducing Precision RTL Plus + LeonardoSpectrum
Precision RTL Plus + LeonardoSpectrum provides a safe transition to state of the art synthesis Precision RTL Plus while preserving backward compatibility for legacy projects.
FPGA Synthesis for High Assurance Design (Including...
White PaperFPGA Synthesis for High Assurance Design (Including DO-254).
Updated for 2011, this paper provides background information and also goes into detail on FPGA synthesis challenges and solutions in high assurance design, including DO-254 environments.

