White Papers - FPGA

HDL Designer Series - Advanced State Machines

Product Demo

HDL Designer Series - Advanced State Machines

Designing with state machines provides an intuitive creation environment. Interactive state diagrams for HDL seamlessly take your concept to code implementation. HDL Designer Series supports an intuitive...

View Demo

HDL Designer Series - Powerful Design Analysis

Product Demo

Abstract

HDL Designer Series - Powerful Design Analysis

Enhanced debugging and analysis enables easier error detection and more thorough verification with ModelSim and Cadence's NC-Sim HDL simulators.

View Demo

RTL Analysis and Creation using Spreadsheets

White Paper

Abstract

RTL Analysis and Creation using Spreadsheets

Today millions of users depend on spreadsheets, the most popular being Microsoft Excel, to organize, manage, analyze, model and generate numerical and text data. Spreadsheets are now making their way into...

View White Paper

VHDL Coding Style to Infer LatticeECP2 sysDSP Blocks...

White Paper

Abstract

VHDL Coding Style to Infer LatticeECP2 sysDSP Blocks with Precision

Expressing your DSP design as RTL code is an elegant way to model a design. Developing DSP algorithms in HDL is an ideal way to maintain designs over time, provides clear documentation, and makes your design...

View White Paper

Verilog Introduction

Training course Jun 17–20 : Singapore, Singapore

Abstract

Verilog Introduction

This course is intended for designers who are new to Verilog and who wish to become familiar with the language with a particular emphasis on writing RTL code for synthesis.

View Training course

Is SystemVerilog Only for System-Level Design

White Paper

Abstract

Is SystemVerilog Only for System-Level Design

SystemVerilog is not a completely new hardware description language (HDL). With its rich set of extensions to the existing Verilog HDL, SystemVerilog is fully backward compliant with Verilog. Many of these...

View White Paper

Polar Pro™: The Optimal Choice for Low Power Designs

White Paper

Abstract

Polar Pro™: The Optimal Choice for Low Power Designs

System designers were once more interested in improving speed of their systems, but due to the recent development of numerous wireless mobile platforms and embedded portable applications, power consumption...

View White Paper

Dynamic Clock Disable in PolarPro Devices

White Paper

Abstract

Dynamic Clock Disable in PolarPro Devices

Being able to disable a clock benefits a design by lowering the dynamic power consumption significantly. QuickLogic?s dynamic clock disable feature can be easily integrated into new or existing designs...

View White Paper

Accelerating Design Closure with Assertion-Based...

White Paper

Abstract

Accelerating Design Closure with Assertion-Based Verification

Todayâ€™s families of complex FPGAs allow designers to roll their own system-on-chip (SoC) design by giving designers access to large, embedded IP blocks, such as processors, memory, and complex I/O structures....

View White Paper

White Papers - FPGA

The EDA Technology Leader™