Design Creation
- Manages complex ASIC or FPGA designs in VHDL, Verilog and SystemVerilog
- Accelerates RTL Reuse
- Interactive HDL visualization and creation tools
- Automatic documentation features and reporting
- Intelligent debug and analysis
- Concurrent design entry and checking
