Partitioning and Synthesizing ASIC Prototypes using FPGAs

When you're designing an ASIC, a re-spin due to verification errors can result in millions of dollars in cost and schedule overruns. More and more ASIC designers consider prototyping in FPGAs as a way to reduce risk and verify design functionality before committing to silicon. Using Mentor Graphics synthesis tools, you can now fully realize the promised benefits of prototyping and thus ensure that your ASIC designs will work as intended, on time and within budget!

To view demo, simply fill out form below.

Fields marked with required image are required.
 • Please enter your first name
 • Please enter your last name
 • Please enter a valid email address (for example: first_last@mentor.com)
 • Please enter a valid telephone number (Numbers only)
 • Please enter a company name
 • Please select a design focus
 • Please select a job function
 • Please enter a value for the "address 1" field
 • Please enter a city
 • Please fill out the "postal code" field (valid postal codes contain only numbers and dashes)
 • Please select a state
 • Please select a country
 • Please select an option
© Mentor Graphics Corp. All rights reserved.