Altera
Web: www.altera.com
Phone: (408) 544-7000
Fax: (408) 544-7755
Contact Info:
|
Product Information:
Altera delivers FPGAs, CPLDs, structured ASICs, and their associated design tools, for the highest performance and productivity.
Risk-free, low-cost Arria GX FPGAs with transceivers
Arria™ GX FPGAs provide a way to easily connect existing modules and devices to new chips supporting the PCI Express, Gigabit Ethernet, and Serial RapidIO™ protocols. With best-in-class signal integrity, award-winning design software, and comprehensive design resources, Arria GX devices are the industry’s only risk-free, low-cost FPGAs with transceivers.
High-end Stratix series FPGAs
Stratix® III FPGAs – Altera’s Stratix III device family, built on the 65-nm process node, provides the highest performance in the industry while using 50 percent less power than previous generation FPGAs. Stratix III FPGAs feature programmable power technology, which enables every programmable logic array block (LAB), digital signal processing (DSP) block, and memory block to deliver high speed or low power, depending on the design requirements.
Stratix II GX FPGAs - The Stratix II GX family is Altera's third generation of FPGAs with embedded transceivers. The family has been architected to provide a robust solution for the growing number of applications and protocols requiring high-speed serial I/O. Stratix II GX FPGAs employ the same logic as in Stratix II FPGAs, while integrating up to 20 serializer/deserializer (SERDES)-based transceivers. Stratix II GX devices are the cornerstone of Altera's system solution to support high-speed serial applications. An array of intellectual property (IP), characterization results, signal integrity tools, development kits, and collateral is available to reduce your cost and design risk.
Stratix II FPGAs - Stratix II devices on average deliver 50 percent faster performance and offer more than twice the logic capacity of first-generation Stratix FPGAs. Based on the award-winning Stratix device family architecture, Stratix II devices are outfitted with a powerful set of system-level features and incorporate many significant enhancements and new capabilities.
Stratix II and Stratix III FPGA designs can be migrated to low-risk HardCopy® series structured ASICs for high-volume designs.
Low-cost Cyclone series FPGAs
Cyclone® III FPGAs provide unlimited possibilities for your next high-volume design. Cyclone III devices offer an unprecedented combination of low power, high functionality, and low cost to maximize your competitive edge. Built on TSMC’s 65-nm low-power (LP) process technology, you’ll find that Cyclone III FPGAs are ideal for your wireless, video and image processing, display, automotive, and military applications.
Cyclone II FPGAs were built with each member individually optimized for minimum die size, and therefore the lowest possible cost. The Cyclone II FPGA family offers the same benefits as its predecessor--a customer-defined feature set, industry-leading performance, and low power consumption--but with much more density and features and at dramatically lower costs. Cyclone II devices extend the low-cost FPGA density range up to 68,416 logic elements (LEs) and up to 1.1 Mbits of embedded memory.
Low-cost MAX II CPLDs
MAX® II CPLDs are the lowest-cost CPLDs available. MAX II devices are based on a groundbreaking new architecture that delivers the lowest cost per I/O pin and the lowest power of any CPLD family. At less than half the price of other CPLDs, this instant-on, non-volatile device family targets general-purpose, low-density logic applications. In addition to delivering the lowest cost for traditional CPLD designs, MAX II devices expand cost and power improvements to higher densities, enabling designers to use MAX II devices in place of costlier or higher-power FPGAs, ASSPs, and standard logic devices.
Design software for the highest productivity
Quartus® II design software is the leader in productivity for high-density FPGA design. It enables the highest levels of productivity and the fastest path to design completion. TimeQuest timing analysis, PowerPlay power analysis and optimization, and incremental compilation all help you finish faster.