Providing a Comprehensive Design Flow for Successful FPGA-to-Structured ASIC Migration