Preserving Freedom of Choice When Designing FPGAs
|
Contributor: Ehab Mohsen Format: PDF Document As FPGAs continue to increase in capacity, functionality and performance, FPGA developers are not only faced with design challenges and issues in achieving timing closure, but they must also find ways to reduce the overall design cycle time. They must find efficient synthesis and simulation methods, as well as techniques and methodologies to reduce place-and¬route runtimes. But the bottom-line goal remains the same -- get the job done. Choosing a methodology that can allow designers to pick the best silicon for the task and provide reduced cycle times is key. |