Requirements set for Accellera UVM-EA (Early Adopter) Release
This was a productive week for Accellera. After months of discussions, the Accellera Verification IP Technical Subcommittee (VIP-TSC) voted to adopt OVM 2.1.1 as the base of its verification methodology. Accellera’s OVM version will be called UVM.
In adopting OVM 2.1.1, Accellera signaled it will make further changes. The VIP-TSC has … Read More
Blog
Posts tagged with 'Accellera'
… To Advance Technology for Humanity
It is a humbling honor to have been elected chair of the IEEE Standards Association’s (SA) Corporate Advisory Group (CAG). While Corporate Membership in the IEEE SA has been an element of the organization from its inception, it has only been in recent years that it has started to bring the voice of global industry into the IEEE’s standards making process. As … Read More
3 – 2 – 1 – DOWNLOAD!
As I mentioned in a previous blog, the Accellera OVM/VMM Interoperability kit code that is a companion to the Verification Intellectual Property Recommended Practices (1MB PDF) was nearing readiness. As of today, it is now ready for download and use. With qualification tests run on verification platforms from the Big-3 EDA companies, no objection was voiced at a recent Accellera … Read More
No, this is not an early Olympics update.
But none the less, these three organizations have all earned 10’s. Thursday, 28 January 2010 at EDSFair, JEITA EDA-TC the Japan Electronics and Information Technology Industries Association’s standards group, celebrated their 10-year anniversary. The JEITA EDA-TC collaborates with the IEEE, Accellera and the Open SystemC Initiative. During the EDSFair … Read More
Users Can Start Migration to OVM Today
Accellera’s Verification Intellectual Property (VIP) Technical Committee (TC) co-chair issued a public status report that highlights the group’s progress on its first phase of work, the OVM/VMM Interoperability Guide and companion software interoperability kit, and its second phase of work, a common base class library (CBCL) with OVM as its basis.
As the market … Read More
Recent Posts
- Part 1: The 2012 Wilson Research Group Functional Verification Study
- Those nasty wire’s and reg’s in Verilog
- Getting AMP’ed Up on the IEEE Low-Power Standard
- Prologue: The 2012 Wilson Research Group Functional Verification Study
- Even More UVM Debug in Questa 10.2
- IEEE Approves New Low Power Standard
- Verification Horizons DVCon Issue Now Available
- Get your IEEE 1800-2012 SystemVerilog LRM at no charge
- IEEE 1800™-2012 SystemVerilog Standard Is Published
- See You at DVCon 2013!