Blog

Instant Replay Offers Multiple Views at Any Speed If you’ve watched any professional sporting event on television lately, you’ve seen the pressure put on referees and umpires.  They have to make split-second decisions in real-time, having viewed ultra-high-speed action just a single time.  But watching at home on television, we get the luxury of viewing multiple replays of events in question … Read More

Verification, testbench, SoC Level Verification, Cortex, ARM, Software as a Testbench, Functional Verification, SoC

Who Doesn’t Like Faster? In my last blog post I introduced new technology called Intelligent Testbench Automation (“iTBA”).  It’s generating lots of interest in the industry because just like constrained random testing (“CRT”), it can generate tons of tests for functional verification.  But it has unique efficiencies that allow you to achieve coverage 10X to 100X … Read More

Functional Verification, Intelligent Testbench Automation, Constrained Random Test, testbench, Verification, iTBA

iTBA Introduction If you’ve been to DAC or DVCon during the past couple of years, you’ve probably at least heard of something new called “Intelligent Testbench Automation”.  Well, it’s actually not really all that new, as the underlying principles have been used in compiler testing and some types of software testing for the past three decades, but its application to electronic design verification is … Read More

Functional Verification, Intelligent Testbench Automation, functional coverage, Verification, Verification Academy, testbench

Verification Techniques & Technologies Adoption Trends This blog is a continuation of a series of blogs, which present the highlights from the 2010 Wilson Research Group Functional Verification Study (for a background on the study, click here). In my previous blog (Part 8 click here), I focused on some of the 2010 Wilson Research Group findings related to design and verification language trends. … Read More

Emulation, testbench, Functional Verification, Formal Verification

Testbench Characteristics and Simulation Strategies (Continued) This blog is a continuation of a series of blogs, which present the highlights from the 2010 Wilson Research Group Functional Verification Study (for a background on the study, click here). In my previous blog (Part 6 click here), I focused on some of the 2010 Wilson Research Group findings related to testbench characteristics and simulation … Read More

testbench, Functional Verification, Verification

Testbench Characteristics and Simulation Strategies This blog is a continuation of a series of blogs that present the highlights from the 2010 Wilson Research Group Functional Verification Study (for background on the study, click here). In my previous blog (click here), I focused on the controversial topic of effort spent in verification. In this blog, I focus on some of the 2010 Wilson Research … Read More

testbench, Functional Verification, Verification, Wilson Research Group Study

UVM Layering Package updated from OVM Layering Package In an earlier blog post, I discussed a sequence layering technique that Mentor verification technologists had created and presented on at DVCon 2010, based on OVM.  This package has been updated and tested to work with UVM 1.0 EA and is ready for download. As a reminder, the UVM Layering 1.0 Package, like the OVM one, provides the means to add … Read More

OVM, Register Package, DVCon, testbench, UVM, Sequence, sequencers

Download OVM Configuration and Virtual Interface Extensions from OVMWorld.org Creating configurable testbench elements is critical for reuse. If you write some OVM code in one particular testbench and never intend to use it in any other testbench, then there is no need to make it configurable. As soon as you wish to take code and turn it into reusable IP which can be used in a variety of applications, … Read More

OVM, configuration, virtual interface, testbench, VIP