


# OCP Transactor



OCP transactor can be used for accelerated verification of Open Core Protocol-based designs.

## Accelerate the Performance of your SoC Verification

The OCP software transactor from Mentor Graphics® provides a high-speed acceleration solution for Open Core Protocol (OCP)-based System-on-Chip (SoC) designs, which run in conjunction with Mentor's hardware-assisted verification platforms.

Incorporating Mentor's OCP software transactor into your verification environment allows you to accelerate the performance of your SoC verification, identify and fix errors in your design, reduce the risk of failures, and increase the quality of your final product.

The OCP transactor provides a software-based OCP master model running on a host workstation, which is able to drive an OCP slave block located inside the hardware design and running in the hardware emulator. A high-speed channel, based on a SystemVerilog DPI interface, facilitates the communication of multi-clock cycle transactions across the hardware/software boundary. The result is a simulation performance of up to 1,000 times faster than that of a software simulation tool. This allows designers to run billions of cycles of regression tests in a matter of hours that would otherwise take days or weeks in a standard software simulator.

## Major product features:

- High-speed transactor accelerates OCP-based design verification up to 1,000X by software simulation
- Includes master OCP model with read, write, and interrupt features
- User definable parameter support
- OCP 2.1 standard compliant
- SCE-MI 2.0 compliant co-modeling interface

The underlying modeling technology of the OCP model is based upon the industry-standard, SCE-MI 2.0, which allows users to easily incorporate transactors into their software simulation and seamlessly migrate to a hardware-assisted verification environment without having to change software code. This capability delivers a high level of productivity to the design engineer in the verification of their SoC designs.

### About Open Core Protocol (OCP)

Open Core Protocol has become a widely adopted standard, providing SoC designers with an on-chip connectivity protocol for multi-core IP blocks, such as CPUs, DSPs, multimedia IP, and IP subsystems — all using a common on-chip bus. OCP defines the protocol for inter-core communication using a peer-to-peer connection between a master and slave block.

More information can be found on the OCP website at: [www.ocpip.or](http://www.ocpip.or)

### Product specifications:

- OS support: Linux RHEL 2.0; SuSE 9.1; Solaris 5.8
- Platforms: Mentor Graphics Veloce emulation system: Solo, Trio, and Quattro
- Runtime performance: Up to 1 MHz
- HW/SW interface: SV-DPI

**Visit our web site at [www.mentor.com/emulation](http://www.mentor.com/emulation) for more information**

© 2007 Mentor Graphics Corporation. All Rights Reserved.

Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other trademarks mentioned in this document are trademarks of their respective owners.

**Corporate Headquarters**  
**Mentor Graphics Corporation**  
8005 SW Boeckman Road  
Wilsonville, OR 97070-7777  
Phone: 503.685.7000  
Fax: 503.685.1204

**Sales and Product Information**  
Phone: 800.547.3000

**Silicon Valley**  
**Mentor Graphics Corporation**  
1001 Ridder Park Drive  
San Jose, California 95131 USA  
Phone: 408.436.1500  
Fax: 408.436.1501

**North American Support Center**  
Phone: 800.547.4303

**Europe**  
**Mentor Graphics**  
**Deutschland GmbH**  
Arnulfstrasse 201  
80634 Munich  
Germany  
Phone: +49.89.57096.0  
Fax: +49.89.57096.400

**Pacific Rim**  
**Mentor Graphics (Taiwan)**  
Room 1001, 10F  
International Trade Building  
No. 333, Section 1, Keelung Road  
Taipei, Taiwan, ROC  
Phone: 886.2.87252000  
Fax: 886.2.27576027

**Japan**  
**Mentor Graphics Japan Co., Ltd.**  
Gotenyama Garden  
7-35, Kita-Shinagawa 4-chome  
Shinagawa-Ku, Tokyo 140  
Japan  
Phone: 81.3.5488.3033  
Fax: 81.3.5488.3021

