Online Event Registration
Click Here to Register and View Today!
Overview
Clocking issues are the second leading cause of silicon respins. In today's multi-clock designs, errors relating to the management of clock-domain crossing (CDC) signals are difficult to find with traditional verification -- resulting in functional errors in silicon. This seminar will examine why CDC signals cause problems for verification, and how they can be identified, managed and verified using automated RTL analysis combining formal and simulation techniques.
Who Should Attend
- Managers
- Designers
- Verification engineers
