PCIe VIP Workshop
Verification of IP blocks, subsystems and complete SOCs is a major challenge for the industry today. Verification teams are using multiple tools and methodologies to achieve design functionality. One very common and valuable tool is Verification IP. Mentor Graphics VIP provides comprehensive protocol test stimulus, verification planning, protocol specific functional coverage, assertions, transaction level debug are standard components of Mentor VIP. This workshop will show you how having a standard interface is a great opportunity for your team to easily deploy these advanced verification methodologies to bring up your PCIe enabled system.
Mentor VIP leverages SystemVerilog, and some knowledge of this or UVM/OVM is recommended. Many tools and techniques exist to help with this problem including languages, verification methodologies and EDA tools. The industry is standardizing on SystemVerilog to enable modern verification techniques such as assertions, constrained random and functional coverage and methodologies such as OVM and now UVM to provide an infrastructure to leverage that functionality and enable re-use across projects.
On the design side we are seeing increased use of industry standard interfaces to enable the reuse of design IP necessary to compete in the marketplace. This necessitates independent and rigorous testing of design interfaces, but also enables standard verification IP to be created that can be reused across projects. This need is why we leverage advanced verification methodologies like verification planning, constrained random and functional coverage with our VIP.
The workshop will focus on PCIe which is one of the most commonly used protocols and also one of the most complicated. Using Mentor VIP you will learn how to verify your DUT at a higher level of abstraction.
What You Will Learn
- How Mentor VIP can help you test your design
- Common usage scenarios of a PCIe based DUT and integration in an existing testbench
- How to integrate a VIP to test a sample design using advanced transaction level debugging
- How to do initial link up in a PCIe environment and exchange TLPs to verify the DUT
- How to do error injection in a PCIe environment
- How to collect accurate coverage data for your design and detect holes in his testing methodology
Who Should Attend
- Design Verification Engineers and Managers
Raising Productivity Using Abstract UVM Stimulus and Intelligent Automation
This webinar will introduce you to abstract stimulus specification to provide more effective UVM tests that can be reused throughout your SoC flow and show you how Questa employs intelligent automation...
Collaborative Verification of ARM IP in Early Adopter SoCs
IP Replay makes it more practical and profitable for IP vendors to engage with IP end users early on by delivering a support model and debugging mechanism for verifying third-party IP within SoCs or IP-subsystems....
Injecting Automation into Verification - Assertions
What we will show in this webinar is how we can leverage Assertions, including the pre-defined, pre-tested OVL libraries, to automate the verification process further. What we will also show is the way...