Verification of your Embedded FPGA Design
Online Event Registration
Click Here to Register and View Today!Overview
FPGA designers are needing better controllability, observability, and architectural exploration to meet the critical system performance and cost pressures. Within the Seamless co-verification environment, Xilinx designers can take advantage of the unique software and hardware programmability of the Xilinx Virtex-II Pro FPGAs, with the embedded PowerPC 405 processor. Co-Verification reduces overall design effort because it is faster than logic simulation, provides exceptional debug compared to a prototype, and enables performance analysis.Who Should Attend
- Hardware designers
- Software developers
- Firmware engineers
- System architects and project managers engaged in or planning to utilize the Xilinx Virtex-II Pro family in embedded system designs
What You Will Learn
- Leverage Platform FPGAs for embedded systems
- Utilize the tightly integrated solution of Seamless with Xilinx Platform Studio (XPS)
- Easily debug complex hardware-software interactions
- Measure software and hardware performance of the FPGA system
