Accelerating Coverage Closure with Intelligent Testbench Automation
On-demand Web Seminar
Abstract
Mentor Graphics has a proven methodology to accelerate functional coverage closure, freeing up resources to achieve more verification. Questa Ultra’s Intelligent Testbench Automation solution generates stimulus according to the user’s functional coverage goals, eliminating redundant stimulus and efficiently targeting corner cases. The result is 10x to 100x faster functional coverage closure.
Duration: 24:05
Opens in New Window/External URL
Tags
Coverage Closure, Intelligent Testbench Automation, Questa® inFact
Details
Overview
Achieving functional coverage closure in today’s complex designs is challenging and time consuming. It is common for a verification team to spend a disproportionate amount of time attempting to achieve the last 20% of functional coverage, by identifying corner cases manually, struggling to create overly complex constraints, and often times resorting to writing lengthy directed tests to target these cases.
Mentor Graphics has a proven methodology to accelerate functional coverage closure, freeing up resources to achieve more verification. Questa Ultra’s Intelligent Testbench Automation solution generates stimulus according to the user’s functional coverage goals, eliminating redundant stimulus and efficiently targeting corner cases. The result is 10x to 100x faster functional coverage closure.
What You Will Learn
- How to achieve your targeted functional coverage 10x to 100x times faster
- How to ensure that each and every test sequence generated has a purpose
- How to achieve the most verification per cycle of simulation
- How to extend this capability across an entire simulation server farm
- How to do this while reusing 95% or more of your existing verification IP
About the Presenter
Matthew Ballance
Matthew Ballance is a Verification Technologist at Mentor Graphics for the Design Verification Technology division, specializing in the inFact Intelligent Testbench Automation tool. He has 12 years of experience in the EDA industry, and has previously worked in the areas of HW/SW Co-verification and transaction-level modeling.
Who Should View
- Design and Verification Engineers and Managers
Related Resources
Multimedia
Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar
The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…View On-demand Web Seminar
Solutions Expo Keynote:
Performance is key to achieving verification productivity. Yet, traditional brute force approaches to improving performance will only provide incremental benefits, which will not keep up with Moore's Law....…View Technology Overview
Other Related Resources
Using Questa inFact with OVM Sequences
White Paper: This article examines how inFact’s coverage driven stimulus generation solution can be deployed in an OVM sequence environment and compares simulation performance between sequences developed using...…View White Paper
Evolving the Coverage-Driven Verification Flow
White Paper: Over the past decade, coverage-driven verification has emerged as a means to deal with increasing design complexity and ever more constrained schedules. Among the benefits of the new methodology -- a dramatically...…View White Paper
Harvesting Real Productivity from Simulation Farms
White Paper: This paper examines a graph-based technique for describing and spatially distributing a verification task efficiently across multiple machines in a simulation farm. Design examples are used to explore typical...…View White Paper