Active Power Management Verification with Power Aware Simulation
Requires Flash Player.
Power management has become a critical aspect of electronic systems design. Driven by customer demand for more functionality and longer battery life in portable electronics, and enabled by advances in process technology, minimizing power consumption is now mandatory. This webinar presents Questa Power Aware Simulation and describes how it is being used today to verify active power management in complex SoC designs. The webinar will explain how IEEE Std 1801 UPF is used to define the power management architecture for a device and how Questa Power Aware simulation enables visualization and debugging of active power management and its effect on design functionality. The webinar will also describe how other tools within the Questa Verification Platform are used in a comprehensive low power verification flow.
Duration: 36:48
Tags: Low Power, Questa Power Aware Simulator, UPF
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
Power management has become a critical aspect of electronic systems design. Driven by customer demand for more functionality and longer battery life in portable electronics, and enabled by advances in process technology, minimizing power consumption is now mandatory. This webinar presents Questa Power Aware Simulation and describes how it is being used today to verify active power management in complex SoC designs. The webinar will explain how IEEE Std 1801 UPF is used to define the power management architecture for a device and how Questa Power Aware simulation enables visualization and debugging of active power management and its effect on design functionality. The webinar will also touch on how other tools within the Questa Verification Platform are used in a comprehensive low power verification flow.
What You Will Learn
- Active Power Management, Power Mgmt Architecture and Behavior, IEEE 1801 UPF, PA Verification for Blocks and SoCs
About the Presenter
Erich Marschner
Erich is the Solutions Manager for Low Power and Static/Formal Verification at Mentor Graphics.
Erich has 25+ years in EDA driving development of advanced design and verification:
- standards (IEEE 1076 VHDL, IEEE 1850 PSL, IEEE 1800 SystemVerilog, IEEE 1801 UPF)
- technology (behavioral synthesis, equivalence checking, behavior abstraction, formal verification, power aware simulation)
- and methodology (assertion-based verification, coverage-driven verification, verification planning, low power verification)
Previously Senior Architect at Cadence (’97-‘08), Fellow at COMPASS (’93-‘97), and Technical Director/President of CLSI (’86-‘93). Erich holds a BS Computer Science and BA Medieval Languages and Literature from Univ. of Maryland in 1980.
Who Should View
- Design and Verification Engineers and Managers
Related Resources
Multimedia
UVM Debug
UVM class-based testbenches have become as complex as the designs they are meant to verify, and are, in fact, large object-oriented software designs. As such, new debugging techniques and tools must be...…View On-demand Web Seminar
Making Hardware/Software Co-Verification Easier for ARM Cortex™-A Series Processor-based Designs
ARM is leading the industry in multi-core design with its Cortex™-A series applications processors including both its high-performance ARM Cortex™-A15 and its high-efficiency ARM Cortex-A7....…View On-demand Web Seminar
UVM Connect
UVM Connect is a new open-source UVM-based library that provides TLM1 and TLM2 connectivity and object passing between SystemC and SystemVerilog UVM models and components. UVM Connect allows you easily...…View On-demand Web Seminar
Other Related Resources
Using Assertions to Satisfy Elemental Analysis
White Paper: This paper discusses DO-254 and what it requires for verification (including advanced methods for DAL A/B designs), explains the original intent of Elemental Analysis, the way it is typically satisfied...…View White Paper
Virtual Devices for Protocol-Specific Host and Peripheral Interfaces
White Paper: This paper provides a brief genealogy of virtual devices, describes their characteristics and benefits, and presents two design applications that demonstrate its utility and effectiveness.…View White Paper
Understanding electronic IP: common issues and how to find them
White Paper: Using IP blocks in designs requiring DO-254 compliance is becoming more popular as a way to reduce costs and schedules. However, the use of IP comes with its own problems and pitfalls. A good methodology...…View White Paper