Advanced Debug with Questa

Details

Overview

Whatever your debugging requirements, this comprehensive technical debug seminar will help you get started!

Designing today's powerful products put stress on verification environments. Questa's extensive integrated support of VHDL, Verilog, System Verilog and SystemC provide a rich opportunity for debug productivity. Each of these languages offer specific debug needs and Questa has proven technology that continues to evolve. For advanced environments using SV and OOP Questa offers the best class-based debug envionment with additional integrations for OVM debugging.

For traditional RTL debug, Questa offers features like debugging Verilog deltas, process debugging, tracing through source code, comparing results of waveform files, vcd stimulus.

 

What You Will Learn

  • Debugging of Dynamic Objects
  • Debugging Assertions
  • Debugging Constraints

About the Presenter

Presenter Image Chuck Seeley

Mr. Seeley has over 27 years of experience in engineering design and verification, and technical marketing. As a Technical Marketing Engineer at Mentor Graphics Corporation he specializes in both assertion-based verification and coverage driven verification methods. He holds a BSEE from Portland State University.

Who Should View

  • Managers, designers, verification engineers

Related Resources

Multimedia

Advanced UVM Debugging

This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar

The 2012 Wilson Research Group Functional Verification Study

Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world.  In this presentation, Harry Foster...…View On-demand Web Seminar

Other Related Resources

Dot Hill Systems Corp.

Success Story: How Dot Hill designed an verified a new 30-million-gate RAID accelerator using advanced OVM-based verification.…View Success Story

Parameters and OVM: Can’t They Just Get Along?

White Paper: This paper discusses the methods that have proven useful for verifying a highly parameterized DUT within an OVM testbench. This includes enhancing the default OVM functionality to create parameterized OVM...…View White Paper

Advanced Testbench Configuration with Resources

White Paper: Building robust, reusable testbenches means the testbench elements must be configurable. At its essence, configuring a testbench is a matter of populating a database with name/value pairs and providing...…View White Paper