Advanced Debug with Questa
Requires Flash Player.
Debug Verilog deltas, process debugging, tracing through source code, comparing results of waveform files, vcd stimulus. Whatever your debugging requirements, this comprehensive technical debug seminar will help you get started!
Duration: 01:22:23
Tags: Questa® Advanced Simulator
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
Whatever your debugging requirements, this comprehensive technical debug seminar will help you get started!
Designing today's powerful products put stress on verification environments. Questa's extensive integrated support of VHDL, Verilog, System Verilog and SystemC provide a rich opportunity for debug productivity. Each of these languages offer specific debug needs and Questa has proven technology that continues to evolve. For advanced environments using SV and OOP Questa offers the best class-based debug envionment with additional integrations for OVM debugging.
For traditional RTL debug, Questa offers features like debugging Verilog deltas, process debugging, tracing through source code, comparing results of waveform files, vcd stimulus.
What You Will Learn
- Debugging of Dynamic Objects
- Debugging Assertions
- Debugging Constraints
About the Presenter
Chuck Seeley
Mr. Seeley has over 27 years of experience in engineering design and verification, and technical marketing. As a Technical Marketing Engineer at Mentor Graphics Corporation he specializes in both assertion-based verification and coverage driven verification methods. He holds a BSEE from Portland State University.
Who Should View
- Managers, designers, verification engineers
Related Resources
Multimedia
UVM Connect
UVM Connect is a new open-source UVM-based library that provides TLM1 and TLM2 connectivity and object passing between SystemC and SystemVerilog UVM models and components. UVM Connect allows you easily...…View On-demand Web Seminar
UVM Express
UVM Express is a collection of techniques, coding styles and UVM usages that are designed to increase the productivity of functional verification. The techniques include raising the abstraction level of...…View On-demand Web Seminar
More UVM Registers
The inclusion of the Register Layer was one of the most requested features of UVM. This session will expand on the introductory session delivered in October to discuss how to implement registers and also...…View On-demand Web Seminar
Other Related Resources
Parameters and OVM: Can’t They Just Get Along?
White Paper: This paper discusses the methods that have proven useful for verifying a highly parameterized DUT within an OVM testbench. This includes enhancing the default OVM functionality to create parameterized OVM...…View White Paper
Advanced Testbench Configuration with Resources
White Paper: Building robust, reusable testbenches means the testbench elements must be configurable. At its essence, configuring a testbench is a matter of populating a database with name/value pairs and providing...…View White Paper
UVM: The Next Generation in Verification Methodology
White Paper: UVM is a new verification methodology that was developed by the verification community for the verification community. UVM represents the latest advancements in verification technology and is designed to...…View White Paper