Advanced Formal Verification
On-demand Web Seminar
In recent years, formal verification has emerged as an alternative approach that addresses the main limitation of simulation-based verification: checking a small fraction of the behaviours of non-trivial hardware designs. Formal verification consists of verifying that a design satisfies a given requirement for all legal input patterns. Formal verification has been successfully applied in the last few years and the scope of applications has dramatically increased.
What You Will Learn
- When is a formal verification problem complex?
- What has a verification tool to offer in this case?
- What should/can the verification engineer do in this case?
- Why is debugging difficult?
- What is required in a mixed-language context?
- How can formal verification be used as a complementary solution for simulation?
About the Presenter
Abdelouahab Ayari, Ph.D. is an application engineer for formal verification, clock domain crossing, and low power verification.
He received his doctor in formal verification at the University of Freiburg and worked for Micronas GmbH before joining Mentor Graphics.
He has over 8 years experience on Assertion-Based Verification (ABV) and supporting major customers in the area of formal verification across Europe
Who Should View
- Verification Engineers
- Formal Verification Methodologist
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…View On-demand Web Seminar
Other Related Resources
White Paper: This white paper explores the debugging aspect of code coverage closure, and how Questa CoverCheck’s unique ability of formal technology can automatically generate simulation exclusion files to improve...…View White Paper
White Paper: Formal verification offers a solution that is quick, exhaustive and allows for efficient debug. It’s true that traditionally, chip-level formal verification is impractical. The approach usually targets...…View White Paper