Advanced UVM Debugging
On-demand Web Seminar
As designs continue to grow in complexity, the testbenches to verify those designs are growing right along with them. A recent study shows that, on average, verification engineers spend more time on debug than on any other task, including creating and running the tests. The use of UVM and SystemVerilog to create object-oriented testbenches has magnified the need for a good debugging solution to allow engineers to focus on verifying the design, not fixing problems in the testbench. This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.
What You Will Learn
- How to debug common problems with the UVM configuration database
- How to see what types the factory has created for certain components
- How to visualize and analyze transactions as waveforms
- How to call UVM methods from the command-line to aid in information gathering
- How to create, manage and analyze UVM messages to aid in debug
About the Presenter
Tom Fitzpatrick is currently a Verification Technologist at Mentor Graphics Corp. where he brings over two decades of design and verification experience to bear on developing advanced verification methodologies, particularly using SystemVerilog, and educating users on how to adopt them. He has been actively involved in the standardization of SystemVerilog, starting with his days as a member of the Superlog language design team at Co-Design Automation through its standardization via Accellera and then the IEEE, where he has served as chair of the 1364 Verilog Working Group, as well as a Technical Champion on the SystemVerilog P1800 Working Group. At Mentor Graphics, Tom was one of the original designers of the Advanced Verification Methodology (AVM), and later the Open Verification Methodology (OVM), and is the editor of Verification Horizons, a quarterly newsletter with approximately 40,000 subscribers. He is a charter member and key contributor to the Accellera Verification IP Technical Subcomittee. He has published multiple articles and technical papers about SystemVerilog, verification methodologies, assertion-based verification, functional coverage, formal verification and other functional verification topics.
Who Should View
- Design Verification Engineers and Managers
The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…
Off-line Debug of Multi-Core SoCs with Veloce Emulation
Today’s multi-core system-on-chip (SoC) designs are increasingly dependent on firmware and device drivers, that force users to closely integrate software development and validation with silicon design...…
Other Related Resources
Optimizing Emulator Utilization
White Paper: Russ Klein describes how Codelink, a Mentor Graphics trace-based debug tool, gives software developers a traditional software debug view from a unique processor trace, enabling them to increase emulator...…
Dot Hill Systems Corp.
Success Story: How Dot Hill designed an verified a new 30-million-gate RAID accelerator using advanced OVM-based verification.…
To Retain or Not to Retain: How Do I Verify the State Elements of My Low Power Design?
White Paper: With power becoming a critical design constraint in the design environment, designers are utilizing advanced techniques to minimize power consumption in their designs. As a result, the RTL design is being...…