Sign In
Forgot Password?
Sign In | | Create Account

Automating Software-Driven Hardware Verification with Questa inFact

Details

Overview

Today’s complex designs increasingly include at least one, and often more, embedded processors. Given software’s increasing role in the overall design functionality, it has become increasingly important to leverage the embedded processors in verifying hardware/software interactions during system-level verification. Comprehensively verifying low-level hardware/software interactions early in the verification process helps to uncover bugs that otherwise would be uncovered during operating system or application bring-up – potentially in the lab. Characterizing, debugging, and correcting this type of bug is easier, faster, and thus less expensive, early in the verification cycle.

Recently announced, Questa inFact intelligent software-driven verification (iSDV) functionality enables automation of embedded C tests to comprehensively verify hardware/software integration in single- and multi-core SoC designs.

What You Will Learn

  • Challenges of verifying SoC hardware/software integration
  • How Questa inFact iSDV automates comprehensive hardware/software verification
  • How iSDV helps to find hardware/software integration bugs early in simulation and emulation, instead of in the prototype lab
     

About the Presenter

Presenter Image Matthew Ballance

Matthew Ballance is a Verification Technologist at Mentor Graphics for the Design Verification Technology division, specializing in the inFact Intelligent Testbench Automation tool. He has 12 years of experience in the EDA industry, and has previously worked in the areas of HW/SW Co-verification and transaction-level modeling.

Who Should View

  • Verification Engineers and Managers

Related Resources

Multimedia

Mentor VIP, More than just a BFM

Today’s advanced UVM environments require more than a standard BFM to support environment reuse, randomized stimulus, generation of traffic scenarios, coverage collection, etc.  For...…View On-demand Web Seminar

Advanced UVM Debugging

This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar

The 2012 Wilson Research Group Functional Verification Study

Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world.  In this presentation, Harry Foster...…View On-demand Web Seminar

Other Related Resources

Using Questa inFact with OVM Sequences

White Paper: This article examines how inFact’s coverage driven stimulus generation solution can be deployed in an OVM sequence environment and compares simulation performance between sequences developed using...…View White Paper

Evolving the Coverage-Driven Verification Flow

White Paper: Over the past decade, coverage-driven verification has emerged as a means to deal with increasing design complexity and ever more constrained schedules. Among the benefits of the new methodology -- a dramatically...…View White Paper

Harvesting Real Productivity from Simulation Farms

White Paper: This paper examines a graph-based technique for describing and spatially distributing a verification task efficiently across multiple machines in a simulation farm. Design examples are used to explore typical...…View White Paper

 
Online Chat