Sign In
Forgot Password?
Sign In | | Create Account

Your Design: Boot It Before You Build It



During this short presentation, you will learn more about Seamless, Mentor Graphics hardware/software co-verification solution. We will discuss the goals of co-verification and the best time to conduct it, both for hardware and software. We also look at performance analysis of software, memory, and bus characteristics.

What You Will Learn

  • How to verify and profile hardware and software prior to tape-out
  • Decrease the number of respins required
  • Reduce the number of functional errors
  • How to utilize design reuse

Who Should View

  • Engineering Management
  • Project Managers
  • Hardware Designers
  • Firmware Developers
  • Verification Engineers
  • System Integrators

Related Resources


Injecting Automation into Verification – Improved Throughput

Improving productivity has many forms, simulation performance, debug effectiveness, even writing test scenarios. We will highlight high value techniques for improving throughput.…View On-demand Web Seminar

Injecting Automation into Verification - Assertions

What we will show in this webinar is how we can leverage Assertions, including the pre-defined, pre-tested OVL libraries, to automate the verification process further. What we will also show is the way...…View On-demand Web Seminar

Injecting Automation into Verification – Code Coverage

This webinar provides an introduction to the use of code coverage in today’s HDL design and verification flows.…View On-demand Web Seminar

Other Related Resources

Event-Driven (RN) Modeling for AMS Circuits

White Paper: Learn why modeling AMS components using RN modeling techniques in order to significantly increase the simulation speed requires having all of the design written in digital and using RN modeling techniques.…View White Paper

Portable VHDL Testbench Automation with Intelligent Testbench Automation

Journal Article: Questa inFact graph-based intelligent testbench automation provides just such a “bridge” for VHDL testbench environments.…View Journal Article

Don’t Forget the Little Things That Can Make Verification Easier

Journal Article: The little things engineers can do when coding RTL models can add up to a significant boost in verification productivity. A significant portion of SystemVerilog is synthesizable.…View Journal Article

Online Chat