Injecting Automation into Verification – Code Coverage
On-demand Web Seminar
Code Coverage is a method used to determine the effectiveness of the testbench for a piece of HDL code, which it does by measuring and indicating what percentage of the design was exercised by this testbench. The concept originally came from the software world where this is used in almost every software development organisation in their verification cycles. Despite the similarity of HDL code to software written in languages such as C, it is not so extensively used in HDL code verification.
Without code coverage the designer will find it hard (or impossible) to know if all aspects of the RTL code have been exercised by the testbench. Code Coverage is built into the simulator and it will tell the designer which areas have been exercised and, much more importantly, which have not. Without the use of Code Coverage it is highly likely that key parts of the functionality of a design have not been fully verified which leaves the possibility of bugs slipping through the scope of the regression tests.
What You Will Learn
- What Code Coverage is
- What it can tell you about your code and testbench
- How it can be used within your verification environment
Who Should View
- Design Engineers
- Verification Engineers
- Quality Engineers or Managers
Get Your FPGA Design out of the Lab Faster
We look forward to seeing you at this September webinar as we introduce new validation methods to help you instrument your FPGA design so that problems are easier to find as they happen.…
Filling the Gap from DOORS Requirements through Component Design
IBM DOORS is nearly universally used by the Mil-Aero industry to capture and manage system level requirements. On the other hand, at the detail design stage DOORS is considered by most engineering teams...…
Other Related Resources
What’s The Difference Between FPGA And Custom Silicon Emulators?
White Paper: Article in Electronic Design reprinted from April 2014 by renowned Verification Consultant, Dr. Lauro Rizzatti. The fundamental difference between commercial FPGA-based emulators and emulators based on...…
Hardware Emulation: A Weapon of Mass Verification
White Paper: Article in Electronic Design reprinted from October 2014 by renowned Verification Consultant, Dr. Lauro Rizzatti. The average design size today hits or exceeds 50 million application-specific integrated-circuit...…