Configuration in UVM
Details
Overview
One of the key tenets of designing reusable testbenches is to make testbenches as configurable as possible. Doing this means that the testbench and its constituent parts can easily be reused and quickly modified.
This webinar will review the configuration database feature of UVM and show you how to organize your testbench to maximize flexibility. We will review how to set up configuration objects for your environment and verification components, including setting virtual interfaces to connect to your DUT. The discussion will also cover how to use packages to organize parameters and other configuration information to allow an efficient compilation strategy while maximizing flexibility.
What You Will Learn
- Review the configuration database feature of UVM
- How to organize your testbench to maximize flexibility
- How to set up configuration objects for your environment and verification components
- How to use the configuration database to connect your verification components to your dut using virtual interfaces
- How to use packages to organize parameters and other configuration information to allow an efficient compilation strategy while maximizing flexibility.
About the Presenter
Tom Fitzpatrick
Verification Technologist
Tom Fitzpatrick is currently a Verification Technologist at Mentor Graphics Corp. where he brings over two decades of design and verification experience to bear on developing advanced verification methodologies, particularly using SystemVerilog, and educating users on how to adopt them. He has been actively involved in the standardization of SystemVerilog, starting with his days as a member of the Superlog language design team at Co-Design Automation through its standardization via Accellera and then the IEEE, where he has served as chair of the 1364 Verilog Working Group, as well as a Technical Champion on the SystemVerilog P1800 Working Group. At Mentor Graphics, Tom was one of the original designers of the Advanced Verification Methodology (AVM), and later the Open Verification Methodology (OVM), and is the editor of Verification Horizons, a quarterly newsletter with approximately 40,000 subscribers. He is a charter member and key contributor to the Accellera Verification IP Technical Subcomittee. He has published multiple articles and technical papers about SystemVerilog, verification methodologies, assertion-based verification, functional coverage, formal verification and other functional verification topics.
Who Should View
- Design and Verification Engineers and Managers
Related Resources
Multimedia
UVM Debug
UVM class-based testbenches have become as complex as the designs they are meant to verify, and are, in fact, large object-oriented software designs. As such, new debugging techniques and tools must be...…View On-demand Web Seminar
Making Hardware/Software Co-Verification Easier for ARM Cortex™-A Series Processor-based Designs
ARM is leading the industry in multi-core design with its Cortex™-A series applications processors including both its high-performance ARM Cortex™-A15 and its high-efficiency ARM Cortex-A7....…View On-demand Web Seminar
UVM Connect
UVM Connect is a new open-source UVM-based library that provides TLM1 and TLM2 connectivity and object passing between SystemC and SystemVerilog UVM models and components. UVM Connect allows you easily...…View On-demand Web Seminar
Other Related Resources
Using Assertions to Satisfy Elemental Analysis
White Paper: This paper discusses DO-254 and what it requires for verification (including advanced methods for DAL A/B designs), explains the original intent of Elemental Analysis, the way it is typically satisfied...…View White Paper
Virtual Devices for Protocol-Specific Host and Peripheral Interfaces
White Paper: This paper provides a brief genealogy of virtual devices, describes their characteristics and benefits, and presents two design applications that demonstrate its utility and effectiveness.…View White Paper
Understanding electronic IP: common issues and how to find them
White Paper: Using IP blocks in designs requiring DO-254 compliance is becoming more popular as a way to reduce costs and schedules. However, the use of IP comes with its own problems and pitfalls. A good methodology...…View White Paper