Sign In
Forgot Password?
Sign In | | Create Account

Easily Inspect & Find Defects in Your Processor-Based Design and Testbench

Details

Overview

During this presentation, you will learn how Codelink accelerates the diagnostic phase of processor-based designs using processor-driven tests. A product demonstration is also performed.

If you are running processor-driven tests with hundreds of thousands of lines of test code in digital simulation on your processor-based design, you know how difficult and time-consuming it is to figure out what went wrong in a failing simulation. Manually slogging through log.EIS or other processor trace files, assembly listings, symbol tables, and logic simulation waveforms is slow and very inefficient.

Codelink provides processor debug views for source/assembly, registers, memories, variables, etc. that are completely synchronized with Questa/ModelSim logic waveforms. You can run Codelink during simulation; and, when running Codelink post-simulation, you can step forward and backward through the simulation in a matter of seconds.

Codelink connects to ARM, MIPS, or IBM PowerPC processors in design signoff model, RTL, or gate form, instantiated in a block- or chip-level simulation, and requires no change to the design or processor models. Simulation results with and without Codelink attached to the simulation are identical.

What You Will Learn

  • How Codelink accelerates the diagnostic and debug phase of your processor-based design using processor-driven tests
  • Benefits for a processor-driven verification methodology

About the Presenter

Presenter Image Marc Bryan

Marc Bryan has been both a leading and contributing member of tool development teams for more than 24 years. Currently serving as the Product Marketing Manager for Mentor Graphics’ Codelink products, Bryan comes to Mentor after 5 and a half years with ARM’s tool division, where he managed system-level model and debug products for single and multi-core processor-based designs. A prior hands-on role at Korg R&D provided extensive embedded processor-based, system-level design and implementation experience.

Who Should View

  • HW Verification Engineers of ARM, MIPS, or IBM PowerPC processor-based designs

Related Resources

Multimedia

Advanced UVM Debugging

This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar

The 2012 Wilson Research Group Functional Verification Study

Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world.  In this presentation, Harry Foster...…View On-demand Web Seminar

Off-line Debug of Multi-Core SoCs with Veloce Emulation

Today’s multi-core system-on-chip (SoC) designs are increasingly dependent on firmware and device drivers, that force users to closely integrate software development and validation with silicon design...…View On-demand Web Seminar

Other Related Resources

Dot Hill Systems Corp.

Success Story: How Dot Hill designed an verified a new 30-million-gate RAID accelerator using advanced OVM-based verification.…View Success Story

To Retain or Not to Retain: How Do I Verify the State Elements of My Low Power Design?

White Paper: With power becoming a critical design constraint in the design environment, designers are utilizing advanced techniques to minimize power consumption in their designs. As a result, the RTL design is being...…View White Paper

Advanced Verification of Low Power Designs

White Paper: Power consumption due to leakage has become a major factor in the total power consumption equation for battery powered and sub-100 nm designs, compelling design teams to adopt various power management design...…View White Paper

 
Online Chat