Sign In
Forgot Password?
Sign In | | Create Account

Multimedia Resource Center

Showing: 1-4 of 4
Advanced Technology for Advanced Verification,Advanced Technology for Block Level

Advanced Technology for Advanced Verification,Advanced Technology for Block Level

42:40

Technology Overview: Although constrained random stimulus generation is an automated way to achieve coverage of your design’s functionality during simulation, it is now possible to achieve even higher coverage, faster.... 42:40

Tags: Certe Testbench Studio, Codelink, Questa® CDC Verification, Verification Management

View Video
Effective SoC Verification: The Hardware and Software Challenge

Effective SoC Verification: The Hardware and Software Challenge

25:50

Technology Overview: How do you achieve full-chip verification while meeting your project schedule and quality metrics? Your team’s goal is to verify a SoC consisting of an embedded CPU(s), bus fabric, and multiple specialized... 25:50

Tags: Certe Testbench Studio, Codelink, Questa® CDC Verification, Verification Management

View Video
Make Functional Verification your Competitive Differentiator

Make Functional Verification your Competitive Differentiator

37:49

Technology Overview: Companies that master the functional verification challenges for today's chips have a competitive advantage in that they can get products to market faster. In this keynote we identify the core pieces of... 37:49

Tags: Codelink, Questa® Advanced Simulator, Questa® inFact

View Video
Processor Driven Verification

Processor Driven Verification

14:13

Technology Overview: Using a full-functional processor model to drive bus-cycles into a block or chip level simulation is a powerful method to verify SoC designs. Since the end product is processor driven, this “real... 14:13

Tags: Codelink, Processor Driven Verification

View Video
Showing: 1-4 of 4
 
Online Chat