Sign In
Forgot Password?
Sign In | | Create Account

Multimedia Resource Center

  • Filtered Results:
Showing: 49-60 of 87
Power Aware Verification

Power Aware Verification

23:12

On-demand Web Seminar: Power aware verification checks that the planned active power management architecture and controls will operate correctly and will enable the design to operate correctly as the design transitions from one... 23:12

View Video
ModelSim to Questa Core: Adopting Assertion-Based Verification to Improve Your FPGA Debug and Design Quality

ModelSim to Questa Core: Adopting Assertion-Based Verification to Improve Your FPGA Debug and Design Quality

48:23

On-demand Web Seminar: Learn how Questa® Core enables ABV through support of SystemVerilog Assertion (SVA) constructs and the Property Specification Language (PSL). 48:23

Tags: Assertion-Based Verification, Debug, ModelSim®, Questa® Advanced Simulator

View Video
Clock-Domain Crossing Verification for FPGAs

Clock-Domain Crossing Verification for FPGAs

46:02

On-demand Web Seminar: Today FPGA designers are equally plagued by clock-domain crossing (CDC) problems as ASIC designers are. Simulation alone doesn't catch the CDC bugs, resulting in an extremely difficult and time-consuming... 46:02

Tags: CDC, Questa® CDC Verification

View Video
Off-line Debug of Multi-Core SoCs with Veloce Emulation

Off-line Debug of Multi-Core SoCs with Veloce Emulation

32:04

On-demand Web Seminar: Today’s multi-core system-on-chip (SoC) designs are increasingly dependent on firmware and device drivers, that force users to closely integrate software development and validation with silicon design... 32:04

Tags: Codelink, Emulation, SoC Verification

View Video
Making Hardware/Software Co-Verification Easier for ARM Cortex™-A Series Processor-based Designs

Making Hardware/Software Co-Verification Easier for ARM Cortex™-A Series Processor-based Designs

35:48

On-demand Web Seminar: ARM is leading the industry in multi-core design with its Cortex™-A series applications processors including both its high-performance ARM Cortex™-A15 and its high-efficiency ARM Cortex-A7.... 35:48

Tags: ARM, Codelink, SoC

View Video
Dennis Brophy at DAC 2012

Dennis Brophy at DAC 2012

05:01

Technology Overview: Interview with Mentor Graphics' Dennis Brophy at DAC 2012. 05:01

Tags: DAC, Questa® Formal Verification

View Video
John Lenyo at DAC 2012

John Lenyo at DAC 2012

09:08

Technology Overview: Interview with Mentor Graphics' John Lenyo at DAC 2012. 09:08

Tags: DAC, Questa® Formal Verification

View Video
Harry Foster at DAC 2012

Harry Foster at DAC 2012

08:34

Technology Overview: Interview with Mentor Graphics' Harry Foster at DAC 2012. 08:34

Tags: DAC, Questa® Formal Verification

View Video
Verifying Complex SoC Designs with Questa Codelink

Verifying Complex SoC Designs with Questa Codelink

33:38

On-demand Web Seminar: This session shows how Questa Codelink helps verification engineers reduce the time spent finding design errors and debugging them, at the SoC level, in both simulation and emulation environments. 33:38

Tags: Codelink, Debug, SoC

View Video
Debug Productivity with Questa:  Introduction to advanced debug features in Questa for SystemVerilog class-based TB, OVM/UVM, and hard to find problems in RTL

Debug Productivity with Questa: Introduction to advanced debug features in Questa for SystemVerilog class-based TB, OVM/UVM, and hard to find problems in RTL

42:48

On-demand Web Seminar: This webinar will introduce the advanced debug capabilities available in Questa for class-based debug of OOP environments with SystemVerilog, OVM, UVM and SystemC, Assertion debug with SVA or PSL and advanced... 42:48

Tags: Debug, OVM, Questa® Advanced Simulator, testbench, UVM

View Video
Functional Verification - Volume To Velocity - Tech Design Forum

Functional Verification - Volume To Velocity - Tech Design Forum

47:12

Technology Overview: Keynote Tech Design Forum Israel 2011: "From Volume to Velocity", presented by Stephen Bailey, Director of Marketing at Mentor Graphics. 47:12

View Video
ESL Simulation with Veloce Hardware Emulation

ESL Simulation with Veloce Hardware Emulation

26:58

On-demand Web Seminar: This session presents an overview of the Veloce emulator and its integration with Vista. 26:58

Tags: Vista

View Video
Showing: 49-60 of 87
 
Online Chat