Multimedia Resource Center
Accelerating Coverage Closure with Intelligent Testbench Automation
24:58On-demand Web Seminar: The Questa Questa inFact Intelligent Testbench Automation solution generates stimulus according to the user s functional coverage goals, eliminating redundant stimulus and efficiently targeting corner cases.... 24:58
Tags: Questa® inFact
Developing the Conceptual Design
04:12Technology Overview: The DO-254 process defines conceptual design as a "high-level design concept that may be assessed to determine the potential for the resulting design implementation to meet the requirements." In... 04:12
Tags: Vista, Vista
Understanding CDC Analysis for a DO-254 Program
23:08Technology Overview: The drive to smaller, more efficient devices increases the risk of metastability in multi-clock designs, causing subtle problems that are difficult to debug with traditional verification techniques. They... 23:08
Tags: Questa® CDC Verification
Simulating the RTL and Running Code Coverage
27:17Technology Overview: Simulation is part of design verification, a DO-254 supporting process that ensures that the device successfully meets requirements. Simulation tests are typically run throughout the DO-254 design flow... 27:17
Tags: ModelSim®
Simulating the Gate-Level Netlist with Timing
14:11Technology Overview: Gate-level simulation verifies the output of the synthesis and place & route tools and incorporates timing to bring the model closer to real implementation. It ensures that a device will perform precisely... 14:11
Tags: ModelSim®
Using Logical Equivalency Checking to Verify the Netllist
29:43Technology Overview: A logic equivalency checking (LEC) verification process supports DO-254 compliance and helps reduce dependence on gate-level simulation for complex FPGA projects. In this video, DO-254 program manager Michelle... 29:43
Tags: FormalPro
Assertion-Based Verification for a DO-254 Program
27:09Technology Overview: Assertion-based verification (ABV) is a more modern approach to verification that can also validate the requirements phase of a DO-254 program. In this video, DO-254 program manager Michelle Lange shows... 27:09
Tags: Questa® Advanced Simulator
Why is OVM and Hardware Acceleration Such a Viable Solution
25:56On-demand Web Seminar: OVM promotes the use of untimed transaction-based testbenches for simulation and such an approach can be complimentary with hardware acceleration for both high performance and effective creation of system... 25:56
Tags: OVM, Questa® Advanced Simulator
Verification Strategy for Mixed-Signal SoCs
30:21On-demand Web Seminar: This Technical discussion will look into various tools available for Analog design verification, help understand underlying techniques and how they fit into SoC verification and how to take advantage of... 30:21
Tags: Analog Mixed-Signal, Questa ADMS
How do you determine the right way to improve your verification capability?
14:59Technology Overview: Whatever you are designing, verification is becoming an increasingly complex and time consuming activity. Determining how best to improve your verification capability can seem almost as difficult doing... 14:59
Tags: Questa® Advanced Simulator
Questa: SystemVerilog Verification from Requirements to Coverage Closure
35:54Technology Overview: SystemVerilog delivers advanced functional verification techniques in an industry standard language. However, the effective, predictable verification of electronic systems takes much more than constrained-random... 35:54
Tags: Questa® Advanced Simulator
Using Code Coverage with ModelSim
60:00On-demand Web Seminar: With today's complex SoCs, the time spent on verification now consumes 70 percent of the total development time. A more efficient and effective verification methodology is crucial for improving first pass... 60:00
Tags: ModelSim®
Products
- Certe Testbench Studio (2)
- FormalPro (4)
- ModelSim® (9)
- Precision RTL Plus (2)
- Questa ADMS (2)
- Questa Codelink (11)
- Questa CoverCheck (4)
- Questa Power Aware Simulator (4)
- Questa Verification IP (4)
- Questa Verification Management (4)
- Questa® Advanced Simulator (16)
- Questa® CDC Verification (11)
- Questa® Formal Verification (13)
- Questa® inFact (9)
- ReqTracer (2)
- SystemVision (1)
- Veloce2 (1)
- Vista (2)
- Vista (1)
Design Tasks
Tags
- UVM (12)
- UVM Recipe of the Month (10)
- Verification Academy Cookbook (10)
- Debug (8)
- OVM (8)
- Verification Management (6)
- Assertion-Based Verification (3)
- CDC (3)
- DAC (3)
- Processor Driven Verification (3)
- Coverage Closure (2)
- DO-254 (2)
- Register Package (2)
- SoC (2)
- SoC Verification (2)
- Testbench Automation (2)
- Verification Academy (2)
- Analog Mixed-Signal (1)
- ARM (1)
- automatic formal check (1)
- Clock-Domain Crossing (1)
- CoverCheck (1)
- Debugging (1)
- Emulation (1)
- Formal Verification (1)
- Intelligent Testbench Automation (1)
- Layering (1)
- Low Power (1)
- Modeling (1)
- Questa (1)
- Registers (1)
- Sequence (1)
- testbench (1)
- UPF (1)
- UVM Connect (1)
- UVM Express (1)
- Wilson Research Group Study (1)