Multimedia Resource Center
Verification Planning and Management Consulting
Technology Overview: Author and Senior Mentor Consultant Peet James presents a sample of our solution in this Verification Planning & Management Module. Mr. James explains how to transform the typically open-ended verification...
Tags: Verification Management
What is “Intelligent Testbench Automation”?
40:39On-demand Web Seminar: Discuss the methods behind Mentor’s intelligent testbench automation tool, Questa inFact. It will present how to apply different verification strategies without having to re-write the entire test... 40:39
Tags: Questa® inFact, Testbench Automation
Easier Debug of Processor-Based Designs
28:59On-demand Web Seminar: During this presentation we will show how to efficiently debug software and hardware together by providing a solution which avoids launching simulation time and time again to figure out what went wrong. 28:59
Tags: Processor Driven Verification, Questa Codelink
Improving Visibility & Efficiency with Verification Management
48:55Technology Overview: Verification management is one of the most important factors in today’s verification of silicon chips and SoC designs. Every development team manages their verification process in some way, but how... 48:55
Tags: Questa® Advanced Simulator, Verification Management
OVM: The Open Verification Methodology
26:39Technology Overview: This session covers the use and benefits of the Open Verification Methodology (OVM). The OVM brings together verification knowledge, experience and expertise to provide an approach to building verification... 26:39
Tags: OVM, Questa® Advanced Simulator
Processor Driven Verification
14:13Technology Overview: Using a full-functional processor model to drive bus-cycles into a block or chip level simulation is a powerful method to verify SoC designs. Since the end product is processor driven, this “real... 14:13
Tags: Processor Driven Verification, Questa Codelink
Questa inFact Intelligent Testbench Automation
16:47Technology Overview: When asked about the state of functional verification, Gary Smith, founder and chief analyst for market research company Gary Smith EDA, commented, “Throwing engineers at the problem is not an acceptable... 16:47
Tags: Questa® Advanced Simulator, Questa® inFact, Testbench Automation
Products
- Certe Testbench Studio (2)
- FormalPro (4)
- ModelSim® (9)
- Precision RTL Plus (2)
- Questa ADMS (2)
- Questa Codelink (11)
- Questa CoverCheck (4)
- Questa Power Aware Simulator (4)
- Questa Verification IP (4)
- Questa Verification Management (4)
- Questa® Advanced Simulator (16)
- Questa® CDC Verification (11)
- Questa® Formal Verification (13)
- Questa® inFact (9)
- ReqTracer (2)
- SystemVision (1)
- Veloce2 (1)
- Vista (2)
- Vista (1)
Design Tasks
Tags
- UVM (12)
- UVM Recipe of the Month (10)
- Verification Academy Cookbook (10)
- Debug (8)
- OVM (8)
- Verification Management (6)
- Assertion-Based Verification (3)
- CDC (3)
- DAC (3)
- Processor Driven Verification (3)
- Coverage Closure (2)
- DO-254 (2)
- Register Package (2)
- SoC (2)
- SoC Verification (2)
- Testbench Automation (2)
- Verification Academy (2)
- Analog Mixed-Signal (1)
- ARM (1)
- automatic formal check (1)
- Clock-Domain Crossing (1)
- CoverCheck (1)
- Debugging (1)
- Emulation (1)
- Formal Verification (1)
- Intelligent Testbench Automation (1)
- Layering (1)
- Low Power (1)
- Modeling (1)
- Questa (1)
- Registers (1)
- Sequence (1)
- testbench (1)
- UPF (1)
- UVM Connect (1)
- UVM Express (1)
- Wilson Research Group Study (1)