FPGA Verification Automation with Mentor VIP
On-demand Web Seminar
Verification of IP blocks, subsystems and complete SOCs is a major challenge for the industry today. Verification teams are using multiple tools and methodologies to achieve design functionality. One very common and valuable tool is Verification IP. Mentor Graphics VIP provides comprehensive protocol test stimulus and coverage checking that allows you to easily deploy advanced verification methodologies. Verification planning, constrained random and functional coverage methodologies are all included for standard bus protocols, in this case PCIe.
This webinar will focus on PCIe which is one of the most commonly used protocols and also one of the most complicated.
What You Will Learn
- Learn how Mentor VIP is the best solution for difficult verification tasks
- Learn why Mentor VIP is the easiest solution for adopting verification automation for any FPGA team with standard protocols
About the Presenter
Joe Rodriguez is a FPGA Market Development for Design Verification Technology (DVT) division at Mentor Graphics. Prior to this role Joe spent 2 years as Technical Marketing Manager for the Emulation Division (MED) at Mentor Graphics. Joe was also the Technical Marketing Manager in DVT at Mentor Graphics for 12 years. A result of this Joe has been involved in the definition and creation of many aspects of the Mentor Graphics verification solutions. Solutions like power aware simulation, debug and performance flows, including US patents for simulation event reduction.
Prior to Mentor Graphics, Joe spent 5 years as a field application engineer for Quickturn Design Systems successfully deploying many large FGPA based emulation projects. Joe also spent 6 years at Logic Automation as a Modeling Engineer and Support Manager. Joe has 7 years experience as a diagnostic engineer at Floating Point System and holds a Bachelor of Science in electrical engineering.
Who Should View
- Verification Engineers and Managers
Mentor VIP, More than just a BFM
Today’s advanced UVM environments require more than a standard BFM to support environment reuse, randomized stimulus, generation of traffic scenarios, coverage collection, etc. For...…
Other Related Resources
Hardware Emulation Goes Mainstream
White Paper: Article in Insider reprinted from June 2014 by renowned Verification Consultant, Dr. Lauro Rizzatti. These days, you’d need to be buried under a pile of verification reports not to know that hardware...…
SystemVerilog Object Oriented Programming
Training Course: The SystemVerilog for Verification: Object Oriented Programming course is designed to introduce verification engineers to class based programming in SystemVerilog. Topics covered include dynamic processes,...…