Sign In
Forgot Password?
Sign In | | Create Account

Improving Quality and Time-to-Market with Formal Verification

Details

Overview

This webinar presents Questa Formal Verification and explains how it is being used today, by both designers and verification engineers, to improve design quality and accelerate verification. Automatic checks enable designers to easily qualify code before check-in, without assertions or constraints.

Formal applications use assertion generation and formal verification to quickly and thoroughly verify specific design requirements or tool assumptions that would otherwise be tedious and time-consuming to address. Assertion-based verification enables verification of critical functionality such as control logic to ensure that failures cannot occur. Post-silicon debug using formal verification makes it possible to quickly discover the root cause of an observed failure and confirm that a proposed fix is correct.

The webinar will provide a detailed overview of these capabilities of Questa Formal Verification and the value they bring to functional verification.

What You Will Learn

  • Automatic Checks
  • Formal Applications
  • Assertion-Based Verification
  • Post-Silicon Debug

About the Presenter

Presenter Image Mark Eslinger

Mr. Eslinger has over 20 years of experience in chip design & verification, pre/post sales support, and technical marketing. As a technical marketing specialist in the Design Verification Technology Division of Mentor Graphics Mr Eslinger has a special focus on assertion-based methods and formal verification. In this role he works with customers worldwide to help them adopting advanced methodologies. Prior to Mentor Mr. Eslinger has held positions in the engineering and technical marketing organizations in the semiconductor, systems and EDA industry, including Lockheed, Synopsys, Abstract, Sente/Sequence, Averant, and AccelChip. Mr Eslinger holds a MSEE from Santa Clara University.

Who Should View

  • Design/Verification Engineers
  • Design/Verification Managers
  • Project Managers
  • CAD/Methodology Managers

Related Resources

Multimedia

Advanced UVM Debugging

This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar

The 2012 Wilson Research Group Functional Verification Study

Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world.  In this presentation, Harry Foster...…View On-demand Web Seminar

Harry Foster at DAC 2012

Interview with Mentor Graphics' Harry Foster at DAC 2012.…View Technology Overview

Other Related Resources

Questa Covercheck: An Automated Code Coverage Closure Solution

White Paper: This white paper explores the debugging aspect of code coverage closure, and how Questa CoverCheck’s unique ability of formal technology can automatically generate simulation exclusion files to improve...…View White Paper

Using Formal Verification to Check SoC Connectivity Correctness

White Paper: Formal verification offers a solution that is quick, exhaustive and allows for efficient debug. It’s true that traditionally, chip-level formal verification is impractical. The approach usually targets...…View White Paper

Static Verification for Complex Designs

White Paper: Traditionally, simulation-based dynamic verification techniques — such as directed tests, constrained-random simulation, and hardware acceleration — have been the work horses of functional verification....…View White Paper

 
Online Chat