Injecting Automation into Verification - FPGA Market Trends
On-demand Web Seminar
This webinar is a manager’s introduction to trends in the FPGA market and provide a business perspective on how companies are crossing the FPGA design verification barrier. Learn the common tools, techniques and learning aids that make an effective FPGA verification process. We will discuss the business and technical merits of common techniques and processes that your team can start deploying now. This series has three main concepts, coverage metrics, assertions for debug, and verification throughput. Each of the three concepts can be adopted incrementally or entirely and are offered as separate technical webinars.
What You Will Learn
- FPGA market trends
- Common verification solutions with return on investment data
- An introduction to the 3-part technical seminar series
About the Presenter
Joe Rodriguez is a FPGA Market Development for Design Verification Technology (DVT) division at Mentor Graphics. Prior to this role Joe spent 2 years as Technical Marketing Manager for the Emulation Division (MED) at Mentor Graphics. Joe was also the Technical Marketing Manager in DVT at Mentor Graphics for 12 years. A result of this Joe has been involved in the definition and creation of many aspects of the Mentor Graphics verification solutions. Solutions like power aware simulation, debug and performance flows, including US patents for simulation event reduction.
Prior to Mentor Graphics, Joe spent 5 years as a field application engineer for Quickturn Design Systems successfully deploying many large FGPA based emulation projects. Joe also spent 6 years at Logic Automation as a Modeling Engineer and Support Manager. Joe has 7 years experience as a diagnostic engineer at Floating Point System and holds a Bachelor of Science in electrical engineering.
Who Should View
- Verification and design managers
- Quality engineers or managers
UVM Sequences in Depth
In this webinar, we will walk through the mechanics of setting up and executing Slave Sequences in a responder. We will also walk through modeling an interrupt sequence and show how to have interrupt...…
Injecting Automation into Verification – Improved Throughput
Improving productivity has many forms, simulation performance, debug effectiveness, even writing test scenarios. We will highlight high value techniques for improving throughput.…
Other Related Resources
SystemVerilog Object Oriented Programming
Training Course: The SystemVerilog for Verification: Object Oriented Programming course is designed to introduce verification engineers to class based programming in SystemVerilog. Topics covered include dynamic processes,...…
SystemVerilog Randomization and Functional Coverage
Training Course: The SystemVerilog for Verification: Randomization and Functional Coverage course is designed to introduce verification engineers to constrained randomization and functional coverage in SystemVerilog. ...…