What is “Intelligent Testbench Automation”?
On-demand Web Seminar
Since the phrase “Verification Bottleneck” was first reported, EDA companies have brought to market many verification tools to automate different aspects of the verification challenge. Amongst them are intelligent testbench automation solutions.
The aim of intelligent testbench automation is to find more design bugs earlier in the verification process. In doing so this technology accelerates functional coverage closure by at least an order of magnitude compared to traditional constrained random testbenches.
This webinar will discuss the methods behind Mentor’s intelligent testbench automation tool, Questa inFact. It will present how to apply different verification strategies without having to re-write the entire test bench and how intelligent testbench components fit into your overall verification architecture.
What You Will Learn
- How to minimize the “time-to-next-bug”
- How to reach your functional coverage goals – within a predictable timeline
- How to create test benches that can adapt to different verification strategies – without the need for massive re-writes
Who Should View
- Verification engineers using traditional HVL’s (Vera, ‘e’..) to verify hardware designs
- Design engineers struggling to create effective test benches in VHDL or Verilog
- Design and verification managers trying to manage more complex design projects with less resources and time
Mentor VIP, More than just a BFM
Today’s advanced UVM environments require more than a standard BFM to support environment reuse, randomized stimulus, generation of traffic scenarios, coverage collection, etc. For...…
Automating Software-Driven Hardware Verification with Questa inFact
Today’s complex designs increasingly include at least one, and often more, embedded processors. Given software’s increasing role in the overall design functionality, it has become increasingly...…
Other Related Resources
Using Questa inFact with OVM Sequences
White Paper: This article examines how inFact’s coverage driven stimulus generation solution can be deployed in an OVM sequence environment and compares simulation performance between sequences developed using...…
Evolving the Coverage-Driven Verification Flow
White Paper: Over the past decade, coverage-driven verification has emerged as a means to deal with increasing design complexity and ever more constrained schedules. Among the benefits of the new methodology -- a dramatically...…