Leveraging Mentor VIP to Achieve More Verification with Less Effort
On-demand Web Seminar
Verification of IP blocks, subsystems and complete SOCs is a major challenge for the industry today. Many tools and techniques exist to help with this problem including languages, verification methodologies and EDA tools. The industry is standardizing on SystemVerilog to enable modern verification techniques such as assertions, constrained random and functional coverage and methodologies such as OVM and now UVM to provide an infrastructure to leverage that functionality and enable re-use across projects.
On the design side we are seeing increased use of industry standard interfaces to enable the reuse of design IP necessary to compete in the marketplace. This necessitates independent and rigorous testing of design interfaces, but also enables standard verification IP to be created that can be reused across projects.
Mentor Graphics is an independent supplier of verification IP (VIP) covering popular and leading edge industry standard interfaces and fully supporting SystemVerilog, OVM and UVM for simple integration into today’s verification projects.
What You Will Learn
- What you should be looking for in a modern verification IP (VIP)
- How VIP can help you achieve more verification with less effort
- Using VIP to reduce time to debug
- Reusing verification components in OVM and UVM testbenches
- How VIP applies to accelerated and formal verification environments
About the Presenter
Jason Polychronopoulos is the Manager of Verification IP solutions at Mentor Graphics. He has over 10 years of experience in functional verification, verification tools, methodologies and design of verification IP. Mr. Polychronopoulos holds a Masters in Electronic Engineering from The University of Manchester.
Who Should View
Design and Verification Engineers and Managers
ODT SystemVerilog foundation class
This video promotes the recently released SystemVerilog for Verification: Foundation on demand training class, the first in a series of three SystemVerilog classes. It also provides a short description...…
Other Related Resources
Debug This! Class-based testbench debugging with Visualizer
White Paper: Class-based debug is not the same as debugging RTL. You don’t have to be an object-oriented programmer in order to debug a class-based testbench, which is just a bunch of objects – some statically...…
Optimizing Emulator Utilization
White Paper: Russ Klein describes how Codelink, a Mentor Graphics trace-based debug tool, gives software developers a traditional software debug view from a unique processor trace, enabling them to increase emulator...…