Leveraging Questa Verification IP to Achieve More Verification with Less Effort

Details

Overview

Verification of IP blocks, subsystems and complete SOCs is a major challenge for the industry today. Many tools and techniques exist to help with this problem including languages, verification methodologies and EDA tools. The industry is standardizing on SystemVerilog to enable modern verification techniques such as assertions, constrained random and functional coverage and methodologies such as OVM and now UVM to provide an infrastructure to leverage that functionality and enable re-use across projects.

On the design side we are seeing increased use of industry standard interfaces to enable the reuse of design IP necessary to compete in the marketplace. This necessitates independent and rigorous testing of design interfaces, but also enables standard verification IP to be created that can be reused across projects.

Mentor Graphics is an independent supplier of verification IP (VIP) covering popular and leading edge industry standard interfaces and fully supporting SystemVerilog, OVM and UVM for simple integration into today’s verification projects.

What You Will Learn

  • What you should be looking for in a modern verification IP (VIP)
  • How VIP can help you achieve more verification with less effort
  • Using VIP to reduce time to debug
  • Reusing verification components in OVM and UVM testbenches
  • How VIP applies to accelerated and formal verification environments

About the Presenter

Presenter Image Jason Polychronopoulos

Jason Polychronopoulos is the Manager of Verification IP solutions at Mentor Graphics. He has over 10 years of experience in functional verification, verification tools, methodologies and design of verification IP. Mr. Polychronopoulos holds a Masters in Electronic Engineering from The University of Manchester.

Who Should View

Design and Verification Engineers and Managers

Related Resources

Multimedia

Advanced UVM Debugging

This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar

The 2012 Wilson Research Group Functional Verification Study

Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world.  In this presentation, Harry Foster...…View On-demand Web Seminar

Other Related Resources

Unifying Hardware-Assisted Verification and Validation Using UVM and Emulation

White Paper: Successful approaches to improve verification productivity are to increase the speed of verification and begin validating software/hardware integration very early in the design process. Historically, verification...…View White Paper

Questa Covercheck: An Automated Code Coverage Closure Solution

White Paper: This white paper explores the debugging aspect of code coverage closure, and how Questa CoverCheck’s unique ability of formal technology can automatically generate simulation exclusion files to improve...…View White Paper

When Spreadsheets Aren’t Enough

White Paper: Engineers writing embedded software for 32-bit microcontrollers at the STMicroelectronics campus in Agrate Brianza, Italy used Mentor Graphics' requirements tracing tool, ReqTracer, on a recent project....…View White Paper