Leveraging Questa Verification IP to Achieve More Verification with Less Effort
Requires Flash Player.
Verification of IP blocks, subsystems and complete SOCs is a major challenge for the industry today. Many tools and techniques exist to help with this problem including languages, verification methodologies and EDA tools. The industry is standardizing on SystemVerilog to enable modern verification techniques such as assertions, constrained random and functional coverage and methodologies such as OVM and now UVM to provide an infrastructure to leverage that functionality and enable re-use across projects.
Duration: 20:25
Tags: Questa Verification IP, SoC Verification
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
Verification of IP blocks, subsystems and complete SOCs is a major challenge for the industry today. Many tools and techniques exist to help with this problem including languages, verification methodologies and EDA tools. The industry is standardizing on SystemVerilog to enable modern verification techniques such as assertions, constrained random and functional coverage and methodologies such as OVM and now UVM to provide an infrastructure to leverage that functionality and enable re-use across projects.
On the design side we are seeing increased use of industry standard interfaces to enable the reuse of design IP necessary to compete in the marketplace. This necessitates independent and rigorous testing of design interfaces, but also enables standard verification IP to be created that can be reused across projects.
Mentor Graphics is an independent supplier of verification IP (VIP) covering popular and leading edge industry standard interfaces and fully supporting SystemVerilog, OVM and UVM for simple integration into today’s verification projects.
What You Will Learn
- What you should be looking for in a modern verification IP (VIP)
- How VIP can help you achieve more verification with less effort
- Using VIP to reduce time to debug
- Reusing verification components in OVM and UVM testbenches
- How VIP applies to accelerated and formal verification environments
About the Presenter
Jason Polychronopoulos
Jason Polychronopoulos is the Manager of Verification IP solutions at Mentor Graphics. He has over 10 years of experience in functional verification, verification tools, methodologies and design of verification IP. Mr. Polychronopoulos holds a Masters in Electronic Engineering from The University of Manchester.
Who Should View
Design and Verification Engineers and Managers
Related Resources
Multimedia
UVM Debug
UVM class-based testbenches have become as complex as the designs they are meant to verify, and are, in fact, large object-oriented software designs. As such, new debugging techniques and tools must be...…View On-demand Web Seminar
Making Hardware/Software Co-Verification Easier for ARM Cortex™-A Series Processor-based Designs
ARM is leading the industry in multi-core design with its Cortex™-A series applications processors including both its high-performance ARM Cortex™-A15 and its high-efficiency ARM Cortex-A7....…View On-demand Web Seminar
UVM Connect
UVM Connect is a new open-source UVM-based library that provides TLM1 and TLM2 connectivity and object passing between SystemC and SystemVerilog UVM models and components. UVM Connect allows you easily...…View On-demand Web Seminar
Other Related Resources
Using Assertions to Satisfy Elemental Analysis
White Paper: This paper discusses DO-254 and what it requires for verification (including advanced methods for DAL A/B designs), explains the original intent of Elemental Analysis, the way it is typically satisfied...…View White Paper
Virtual Devices for Protocol-Specific Host and Peripheral Interfaces
White Paper: This paper provides a brief genealogy of virtual devices, describes their characteristics and benefits, and presents two design applications that demonstrate its utility and effectiveness.…View White Paper
Understanding electronic IP: common issues and how to find them
White Paper: Using IP blocks in designs requiring DO-254 compliance is becoming more popular as a way to reduce costs and schedules. However, the use of IP comes with its own problems and pitfalls. A good methodology...…View White Paper