Sign In
Forgot Password?
Sign In | | Create Account

Leveraging Mentor VIP to Achieve More Verification with Less Effort



Verification of IP blocks, subsystems and complete SOCs is a major challenge for the industry today. Many tools and techniques exist to help with this problem including languages, verification methodologies and EDA tools. The industry is standardizing on SystemVerilog to enable modern verification techniques such as assertions, constrained random and functional coverage and methodologies such as OVM and now UVM to provide an infrastructure to leverage that functionality and enable re-use across projects.

On the design side we are seeing increased use of industry standard interfaces to enable the reuse of design IP necessary to compete in the marketplace. This necessitates independent and rigorous testing of design interfaces, but also enables standard verification IP to be created that can be reused across projects.

Mentor Graphics is an independent supplier of verification IP (VIP) covering popular and leading edge industry standard interfaces and fully supporting SystemVerilog, OVM and UVM for simple integration into today’s verification projects.

What You Will Learn

  • What you should be looking for in a modern verification IP (VIP)
  • How VIP can help you achieve more verification with less effort
  • Using VIP to reduce time to debug
  • Reusing verification components in OVM and UVM testbenches
  • How VIP applies to accelerated and formal verification environments

About the Presenter

Presenter Image Jason Polychronopoulos

Jason Polychronopoulos is the Manager of Verification IP solutions at Mentor Graphics. He has over 10 years of experience in functional verification, verification tools, methodologies and design of verification IP. Mr. Polychronopoulos holds a Masters in Electronic Engineering from The University of Manchester.

Who Should View

Design and Verification Engineers and Managers

Related Resources


Injecting Automation into Verification – Improved Throughput

Improving productivity has many forms, simulation performance, debug effectiveness, even writing test scenarios. We will highlight high value techniques for improving throughput.…View On-demand Web Seminar

Injecting Automation into Verification - Assertions

What we will show in this webinar is how we can leverage Assertions, including the pre-defined, pre-tested OVL libraries, to automate the verification process further. What we will also show is the way...…View On-demand Web Seminar

Injecting Automation into Verification – Code Coverage

This webinar provides an introduction to the use of code coverage in today’s HDL design and verification flows.…View On-demand Web Seminar

Other Related Resources

Event-Driven (RN) Modeling for AMS Circuits

White Paper: Learn why modeling AMS components using RN modeling techniques in order to significantly increase the simulation speed requires having all of the design written in digital and using RN modeling techniques.…View White Paper

Portable VHDL Testbench Automation with Intelligent Testbench Automation

Journal Article: Questa inFact graph-based intelligent testbench automation provides just such a “bridge” for VHDL testbench environments.…View Journal Article

Don’t Forget the Little Things That Can Make Verification Easier

Journal Article: The little things engineers can do when coding RTL models can add up to a significant boost in verification productivity. A significant portion of SystemVerilog is synthesizable.…View Journal Article

Online Chat