Sign In
Forgot Password?
Sign In | | Create Account

Making Hardware/Software Co-Verification Easier for ARM Cortex™-A Series Processor-based Designs

Details

Overview

ARM is leading the industry in multi-core design with its Cortex™-A series applications processors including both its high-performance ARM Cortex-A15 and its high-efficiency ARM Cortex-A7. Verifying and manually debugging single core processor designs has been challenging enough. Trying to manually debug multi-core designs is nearly impossible. This session will cover how Questa Codelink automates the debugging process for multi-core designs based on the ARM Cortex-A series processors. A demo of debugging a multi-core Cortex-A15 design will conclude the session.

What You Will Learn

  • Interactively debug HW/SW simulation
  • Enable offline debugging of HW/SW emulation
  • Maintain accurate multi-core synchronization of HW and SW views
  • Reduce the time to isolate bugs from weeks to hours
     

Who Should View

  • Design engineers and manager responsible for designing and verifying ARM Cortex based SoCs

Download slides

Download slides

Related Resources

Multimedia

Advanced UVM Debugging

This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar

The 2012 Wilson Research Group Functional Verification Study

Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world.  In this presentation, Harry Foster...…View On-demand Web Seminar

Off-line Debug of Multi-Core SoCs with Veloce Emulation

Today’s multi-core system-on-chip (SoC) designs are increasingly dependent on firmware and device drivers, that force users to closely integrate software development and validation with silicon design...…View On-demand Web Seminar

Other Related Resources

Dot Hill Systems Corp.

Success Story: How Dot Hill designed an verified a new 30-million-gate RAID accelerator using advanced OVM-based verification.…View Success Story

To Retain or Not to Retain: How Do I Verify the State Elements of My Low Power Design?

White Paper: With power becoming a critical design constraint in the design environment, designers are utilizing advanced techniques to minimize power consumption in their designs. As a result, the RTL design is being...…View White Paper

Advanced Verification of Low Power Designs

White Paper: Power consumption due to leakage has become a major factor in the total power consumption equation for battery powered and sub-100 nm designs, compelling design teams to adopt various power management design...…View White Paper

 
Online Chat