Making Hardware/Software Co-Verification Easier for ARM Cortex™-A Series Processor-based Designs
On-demand Web Seminar
ARM is leading the industry in multi-core design with its Cortex™-A series applications processors including both its high-performance ARM Cortex-A15 and its high-efficiency ARM Cortex-A7. Verifying and manually debugging single core processor designs has been challenging enough. Trying to manually debug multi-core designs is nearly impossible. This session will cover how Questa Codelink automates the debugging process for multi-core designs based on the ARM Cortex-A series processors. A demo of debugging a multi-core Cortex-A15 design will conclude the session.
What You Will Learn
- Interactively debug HW/SW simulation
- Enable offline debugging of HW/SW emulation
- Maintain accurate multi-core synchronization of HW and SW views
- Reduce the time to isolate bugs from weeks to hours
Who Should View
- Design engineers and manager responsible for designing and verifying ARM Cortex based SoCs
Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…
The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…
Other Related Resources
Optimizing Emulator Utilization
White Paper: Russ Klein describes how Codelink, a Mentor Graphics trace-based debug tool, gives software developers a traditional software debug view from a unique processor trace, enabling them to increase emulator...…
Dot Hill Systems Corp.
Success Story: How Dot Hill designed an verified a new 30-million-gate RAID accelerator using advanced OVM-based verification.…
To Retain or Not to Retain: How Do I Verify the State Elements of My Low Power Design?
White Paper: With power becoming a critical design constraint in the design environment, designers are utilizing advanced techniques to minimize power consumption in their designs. As a result, the RTL design is being...…