Introducing ModelSim DE, Support for Xilinx SecureIP and Assertion-Based Verification with SystemVerilog and PSL
On-demand Web Seminar
The webinar will introduce you to the features and capabilities now available in ModelSim DE, including support for Xilinx SecureIP and assertion-based verification with SystemVerilog and PSL support.
You already know that ModelSim is the simulator of choice for leading electronics companies in all industries. In addition to native compile, single kernel simulation technology, an intuitive, easy-to-use GUI, integrated project management, source code templates and wizards, ModelSim now offers support for Xilinx SecureIP and assertion-based verification with SystemVerilog and PSL support.
About the Presenter
Walter has over 25 years of experience in ASIC/FPGA design and holds a MS in Electrical Engineering from Washington University in St. Louis. He worked for 6 years doing ASIC design at Tellabs Operations. From there, he went to work for Mentor Consulting where he consulted on various ASIC projects including time spent in Munich Germany and Helsinki Finland. For the last decade, Walter has worked as an Application Engineer supporting Mentor's line of Functional Verification Projects.
Who Should View
- Design and Verification engineers
Injecting Automation into Verification - Assertions
What we will show in this webinar is how we can leverage Assertions, including the pre-defined, pre-tested OVL libraries, to automate the verification process further. What we will also show is the way...…
Other Related Resources
FPGA Verification with Assertions: Why Bother? A Painless and Easy Step-by-Step Approach to Adopting Assertions
White Paper: This paper provides a practical, easy, step-by- step set of instructions on how to add assertions to your RTL design. By following the simple guidelines provided in this paper you will benefit by cutting...…
Free ModelSim PE Evaluation Software
Software Evaluation: Now is your opportunity for a risk free 21-day trial of the industry’s leading simulator with full mixed language support for VHDL, Verilog and SystemVerilog and a comprehensive debug environment...…