Using ModelSim to Improve Simulation Runtime and Debug Productivity
Requires Flash Player.
This comprehensive technical webinar will show you how to improve time-to-market for complex SoC designs through reduced simulation runtime and process debugs, thanks to Mentor Graphics ModelSim’s integrated simulation technology.
Duration: 25:25
Tags: Debug, ModelSim®
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
In this webinar, you’ll discover how to significantly reduce simulation runtime and improve debug productivity using ModelSim from Mentor Graphics.
ModelSim’s integrated HDL support helps you reduce SoC design and verification time, tasks which typically consume as much as 70 percent of total development time. This comprehensive technical seminar will help get you started using traditional RTL debug features such as debugging Verilog deltas, process debugging, tracing through source code, comparing results of waveform files and VCD stimulus.
What You Will Learn
- Native compiled, Single Kernel Simulator technology
- VHDL, Verilog, PSL, and SystemVerilog design
- Intelligent, easy-to-use GUI with Tcl interface
- Integrated project management, source code templates, and wizards
- Wave viewing and comparison; objects, watch, and memory windows increase debug productivity
- Code coverage
About the Presenter
Walter Gude
Walter has 19 years experience in ASIC/FPGA design and holds a MS in Electrical Engineering from Washington University in St. Louis. He worked for 6 years doing ASIC design at Tellabs Operations. From there, he went to work for Mentor Consulting where he consulted on various projects including time spent in Munich Germany and Helsinki Finland. For the last 5 years Walter has worked as an Application Engineer supporting Mentor's line of Functional Verification Projects.
Who Should View
- Design and Verification engineers
Related Resources
Multimedia
ModelSim Simulation of Waveforms and Debug Demo for Beginners
This training provides an overview of Mentor Graphic's ModelSim® software. You will learn the basics about simulation and how to simulate with projects. You will learn how to work with multiple libraries...…View Product Demo
Simulating the Gate-Level Netlist with Timing
Gate-level simulation verifies the output of the synthesis and place & route tools and incorporates timing to bring the model closer to real implementation. It ensures that a device will perform precisely...…View Technology Overview
Simulating the RTL and Running Code Coverage
Simulation is part of design verification, a DO-254 supporting process that ensures that the device successfully meets requirements. Simulation tests are typically run throughout the DO-254 design flow...…View Technology Overview
Other Related Resources
Understanding DO-254 and Solutions to Facilitate Compliance
White Paper: RTCA/DO-254 (also known as DO-254 in the US or ED-80 in Europe) provides guidelines to facilitate requirements-based design of airborne electronic hardware. Now mandated by the US Federal Aviation Association...…View White Paper
Enabling Model-Based Design for DO-254 Compliance with MathWorks and Mentor Graphics Tools
White Paper: DO-254 compliance is becoming increasingly common on commercial and military aviation projects. Companies often struggle with the requirements and costs of DO-254 compliance. Engineers can use Model-Based...…View White Paper
ModelSim DE Evaluation Software
Software Evaluation: Introducing ModelSim DE. Debug productivity and observability in a ModelSim package.…View Software Evaluation