Clock Domain Crossing Verification
Most ASIC and FPGA designs on the drawing board today have multiple asynchronous clocks. With traditional simulation and static timing based methodologies coming up short in verifying the interaction between asynchronous clock domains, designers are looking for clock-domain crossing (CDC) verification solutions that address all CDC issues. This session teaches you about the types of problems associated with clock-domain crossings, the things you can do to avoid these issues, and the application of an automated verification solution that ensures your design is free of CDC problems.
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…View On-demand Web Seminar
Recent industry surveys show that two-thirds of new design projects fall behind schedule due to verification. In addition, 70% of these designs fail at least once after verification is completed. With over...…View Technology Overview
Other Related Resources
White Paper: Using IP blocks in designs requiring DO-254 compliance is becoming more popular as a way to reduce costs and schedules. However, the use of IP comes with its own problems and pitfalls. A good methodology...…View White Paper
White Paper: DO-254 compliance is becoming increasingly common on commercial and military aviation projects. Companies often struggle with the requirements and costs of DO-254 compliance. Engineers can use Model-Based...…View White Paper