Effective SoC Verification: The Hardware and Software Challenge
Technology Overview
Abstract
How do you achieve full-chip verification while meeting your project schedule and quality metrics? Your team’s goal is to verify a SoC consisting of an embedded CPU(s), bus fabric, and multiple specialized functional blocks stitched together with multiple power and clock domains. Using an example SoC design, this session will show how verification management, the embedded CPU, re-use of block-level verification IP, software, and acceleration combine to give you confidence that your SoC works and verification is complete.
Duration: 25:50
Opens in New Window/External URL
Tags
Certe Testbench Studio, Questa Codelink, Questa® CDC Verification, Verification Management
Related Resources
Multimedia
Advanced Technology for Advanced Verification,Advanced Technology for Block Level
Although constrained random stimulus generation is an automated way to achieve coverage of your design’s functionality during simulation, it is now possible to achieve even higher coverage, faster....…View Technology Overview
Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar
The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…View On-demand Web Seminar
Other Related Resources
Dynamic Construction and Configuration of Testbenches
Journal Article: We will primarily address dynamic (run-time) construction of testbench topology and dynamic (run-time) configuration of testbench topology and parameters in this article. In doing so we will lightly touch...…View Journal Article
FPGA Verification with Assertions: Why Bother? A Painless and Easy Step-by-Step Approach to Adopting Assertions
White Paper: This paper provides a practical, easy, step-by- step set of instructions on how to add assertions to your RTL design. By following the simple guidelines provided in this paper you will benefit by cutting...…View White Paper
Unifying Hardware-Assisted Verification and Validation Using UVM and Emulation
White Paper: Successful approaches to improve verification productivity are to increase the speed of verification and begin validating software/hardware integration very early in the design process. Historically, verification...…View White Paper