Equivalence Check Satisfies Safety Verification IEC61508 for Robotics

Related Resources

Multimedia

FPGA Design Assurance for DO-254 and Safety-Critical Applications

Methodologies, tools, and flows for processes such as design synthesis for FPGAs must take DO-254 or design assurance requirements into consideration if the end products are slated for safety-critical applications....…View On-demand Web Seminar

Is Your Safe Design Safe Enough

In this seminar, we explore the causes of soft errors such as SEUs and SETs and consider FPGA challenges when meeting safety-critical standards such as DO-254.…View On-demand Web Seminar

Using Logical Equivalency Checking to Verify the Netllist

A logic equivalency checking (LEC) verification process supports DO-254 compliance and helps reduce dependence on gate-level simulation for complex FPGA projects. In this video, DO-254 program manager Michelle...…View Technology Overview

Other Related Resources

Using Formal Verification to Check SoC Connectivity Correctness

White Paper: Formal verification offers a solution that is quick, exhaustive and allows for efficient debug. It’s true that traditionally, chip-level formal verification is impractical. The approach usually targets...…View White Paper

Enabling Model-Based Design for DO-254 Compliance with MathWorks and Mentor Graphics Tools

White Paper: DO-254 compliance is becoming increasingly common on commercial and military aviation projects. Companies often struggle with the requirements and costs of DO-254 compliance. Engineers can use Model-Based...…View White Paper

FormalPro

Training Course: FormalPro is the Mentor Graphics equivalence checking product for dramatically reducing the time required to verify ASICs and ICs. This class describes background and benefits of formal verification technology...…View Training course