Functional Verification - Volume To Velocity - Tech Design Forum
Keynote Tech Design Forum Israel 2011: "From Volume to Velocity", presented by Stephen Bailey, Director of Marketing at Mentor Graphics.
There has been a remarkable acceleration in the adoption of advanced verification methodologies, languages and new standards. This is true across all types of IC design and geographic regions. Designers and verification engineers are surprisingly open to new approaches to keep pace with the relentless rise in design density. They are looking beyond simply increasing the volume of verification to instead using advanced techniques to improve the velocity of verification.
The result is design teams have not lost ground on meeting schedule goals or first-pass silicon success even as design complexity has grown. Now the focus is shifting to appreciably improving those metrics while shrinking verification costs. Stephen Bailey, Director of Marketing at Mentor Graphics, will discuss the state of verification past, present and future. After examining the results from a leading verification survey, he'll look at how advanced techniques are taking hold in mainstream design.
About the Presenter
Stephen Bailey is the Director of Marketing for the Design Verification Technology division at Mentor Graphics. He has been part of the EDA industry for over 20 years, and his career has provided the opportunity to experience virtually every facet of electronic design. Mr. Bailey has served in several industry standards activities including VHDL IEEE 1076 working group chair, Property Specification Language (PSL) IEEE 1850 working group member, IEEE Design Automation Standards Committee secretary, Accellera Unified Power Format Technical Subcommittee chair, and Accellera Unified Coverage Interoperability Standard Technical Subcommittee member.
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…View On-demand Web Seminar
Other Related Resources
FPGA Verification with Assertions: Why Bother? A Painless and Easy Step-by-Step Approach to Adopting Assertions
White Paper: This paper provides a practical, easy, step-by- step set of instructions on how to add assertions to your RTL design. By following the simple guidelines provided in this paper you will benefit by cutting...…View White Paper
White Paper: Successful approaches to improve verification productivity are to increase the speed of verification and begin validating software/hardware integration very early in the design process. Historically, verification...…View White Paper
White Paper: This white paper explores the debugging aspect of code coverage closure, and how Questa CoverCheck’s unique ability of formal technology can automatically generate simulation exclusion files to improve...…View White Paper