Functional Verification - Volume To Velocity - Tech Design Forum
Keynote Tech Design Forum Israel 2011: "From Volume to Velocity", presented by Stephen Bailey, Director of Marketing at Mentor Graphics.
There has been a remarkable acceleration in the adoption of advanced verification methodologies, languages and new standards. This is true across all types of IC design and geographic regions. Designers and verification engineers are surprisingly open to new approaches to keep pace with the relentless rise in design density. They are looking beyond simply increasing the volume of verification to instead using advanced techniques to improve the velocity of verification.
The result is design teams have not lost ground on meeting schedule goals or first-pass silicon success even as design complexity has grown. Now the focus is shifting to appreciably improving those metrics while shrinking verification costs. Stephen Bailey, Director of Marketing at Mentor Graphics, will discuss the state of verification past, present and future. After examining the results from a leading verification survey, he'll look at how advanced techniques are taking hold in mainstream design.
About the Presenter
Stephen Bailey is the Director of Marketing for the Design Verification Technology division at Mentor Graphics. He has been part of the EDA industry for over 20 years, and his career has provided the opportunity to experience virtually every facet of electronic design. Mr. Bailey has served in several industry standards activities including VHDL IEEE 1076 working group chair, Property Specification Language (PSL) IEEE 1850 working group member, IEEE Design Automation Standards Committee secretary, Accellera Unified Power Format Technical Subcommittee chair, and Accellera Unified Coverage Interoperability Standard Technical Subcommittee member.
Improving productivity has many forms, simulation performance, debug effectiveness, even writing test scenarios. We will highlight high value techniques for improving throughput.…View On-demand Web Seminar
What we will show in this webinar is how we can leverage Assertions, including the pre-defined, pre-tested OVL libraries, to automate the verification process further. What we will also show is the way...…View On-demand Web Seminar
This webinar provides an introduction to the use of code coverage in today’s HDL design and verification flows.…View On-demand Web Seminar
Other Related Resources
White Paper: Learn why modeling AMS components using RN modeling techniques in order to significantly increase the simulation speed requires having all of the design written in digital and using RN modeling techniques.…View White Paper
Journal Article: Questa inFact graph-based intelligent testbench automation provides just such a “bridge” for VHDL testbench environments.…View Journal Article
Journal Article: The little things engineers can do when coding RTL models can add up to a significant boost in verification productivity. A significant portion of SystemVerilog is synthesizable.…View Journal Article